• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.42 no.12
• /
• pp.111-116
• /
• 2005

We propose a BASK (Binary Amplitude Shift Keying) system for Giga-bit Modem in millimeter band. The proposed system consists of a high speed shutter of the transmitter and a repeater of the receiver. The shutter of the proposed system is introduced for pulse shaping to improve the intersymbol interference (ISI). The repeater consists of several stage converters. A converter is constructed with a low pass filter and a limiter. The repeater can improve the signal-to-noise ratio (SNR) and make the rectangular pulse train. The proposed system is a simple system that uses conversion method without IF (Intermediate Frequency) process.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.8 no.2
• /
• pp.245-249
• /
• 2004

In this paper, we have proposed a clock recovery algorithm of Orthogonal Frequency Division Multiplexing/Quadrature Phase Shift Keying Modulation-Digital Microwave Radio(OFDM/QPSK-DMR) system using Band Limited-Pulse Shaping Filter(BL-PSF) and compared the clock phase error variance of OFDM/QPSK-DMR system with that of single carrier DMR system. The OFDM/QPSK-DMR system using windowing method requires training sequence or Cyclic Prefix (CP) to synchronize the clock phase of received signal. But transmit efficient is increased in our proposed DMR system because of no using redundant data such as training sequence or CP. The proposed clock recovery algorithm is simply realized in the OFDM/QPSK-DMR system using BL-PSF. The simulation results confirm that the proposed clock recovery algorithm has the same clock phase error variance performance in a single carrier DR system under Additive White Gaussian Noise(AWGN) environment.

• Proceedings of the IEEK Conference
• /
• 2001.06d
• /
• pp.261-264
• /
• 2001

In this paper, we introduce a simple design method f9r mot-squared type raised cosine filter with equiripple characteristics. Through some design examples, we show that the proposed filter has much better performance in ripple than the conventional SRCF at the expense of small increasing of ISI. In addition, the proposed Inter is compatible with conventional SRCF. Finally, we designs the filter for W-CDMPI which uses RRC (Root Raised Cosine) with a=0.22, in 12bit finite precision.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.25 no.10A
• /
• pp.1598-1603
• /
• 2000

In this paper, an efficient pulse shaping filter architecture for SSB/BPSK-DS/CDMA is proposed. The filter satisfies the specifications in IS-95. The proposed architecture is based on polyphase decomposition and look-up table method. By exploiting the linear phase property of the decomposed filter coefficients, the chip area required for look-up table can be reduced by half compared with the conventional methods. By Synopsys simulations, it is shown that the use of the proposed method can result in reduction in the number of gates by 40%.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.19 no.11
• /
• pp.2081-2093
• /
• 1994

In this study, we design and implement 64 QAM demodulator which has 155 Mbps, first level of CCITT G707 SDH(Synchronous Digital Hierachy) for STM 1 signal transmission. Carrier recovery which effects the demodulator performance uses decision feedback carrier using 8 bits A/D converter. Also, PSF(Pulse Shaping Filter) is 7 order elliptic filter. Carrier recovery circuit is designed and implemented digital type which use high 3 bits of 8 bits conversion data as data and the order low bits as error data and hybrid type which use VCO and analog integrator. Therefore we obtain stable performance recovery.

• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.31B no.9
• /
• pp.22-26
• /
• 1994

In this paper a method of designing FIR filters without digital arithmetic operationsi is persented. The filter coefficients are represented by resistors combined with a differential amplifier. With this method an FIR filter can be simply impemented without refering to complex digital arithmetic operations. Furthermore, in this scheme, no additional D/A converter is needed for D/A conversion. Spectral response response of a pulse shaping filter of 17 coefficients is shown as an illustration.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.6
• /
• pp.138-144
• /
• 2013

In XRF systems, various techniques have been developed for the synthesis of pulse shapes using digital methods instead of traditional analog methods. Trapezoidal pulse shaping algorithms can be used for digital multi-channel pulse height analysis in X-ray spectrometer systems. In this paper, an efficient trapezoidal filter architecture is presented. In addition, we present a hardware-efficient peak value detection algorithm. By the proposed algorithm, peak value detection error is decreased by half compared with the conventional algorithm. The proposed Digital Pulse Processing(DPP) algorithm is designed using Verilog HDL and implemented using an FPGA on a test board. It is demonstrated that the implemented DPP board works successfully in practical XRF systems.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.28 no.12A
• /
• pp.983-990
• /
• 2003

In this paper, a noncoherent code tracking loop is designed for 3GPP MODEM and its performance is analyzed in terms of steady-state jitter variance and transient response characteristics. An analytical closed-form formula for steady-state jitter variance is Int derived for AWGN environments as a general function of a pulse-shaping filter, timing offset, signal-to-interference ratio, and loop bandwidth, together with the analysis on the transient response characteristic of a tracking loop. Based on the analysis, the code tracking loop with variable loop bandwidth that is efficient for full digital H/W implementation is designed and its performance is compared with that of the code tracking loop with fixed loop bandwidth, along with the verification by computer simulations.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.8 no.3
• /
• pp.517-522
• /
• 2004

In this paper, we have analyzed the performance enhancement of Orthogonal Frequency Division Multiplexing/Quadrature Phase Shift Keying Modulation-Digital Microwave Radio(OFDM/QPSK-DMR) system using Band Limited-Pulse Shaping Filter(BL-PSF) over microwave channel environments. For performance enhancement, the one-tap adaptive equalizer is adopted in the OFDM/QPSK-DMR system and than both BER and signature curve performance are compared with those of single carrier DMR system. Computer simulations confirm that the OFDM/QPSK-DMR system using 16 sub-carrier increase the fade margin about 2 dB over microwave channel environments and that of performance using one-tap adaptive equalizer is highly increased the fade margin as the number of sub-carriers is larger.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.20 no.5
• /
• pp.493-502
• /
• 2009

In this paper, we compare the performance of initial timing acquisition in direct sequence ultra-wideband(DS-UWB) systems with different transmit pulse shaping filters through extensive computer simulations. Simulation results show that the timing acquisition performance of the DS-UWB system, whose chip rate is 1.32 Gchip/s, employing a rectangular transmit filter is similar to that employing a square root raised cosine(SRRC) filter with an interpolation factor of 4 in the realistic UWB channels(CM1 and CM3) as well as the additive white Gaussian noise(AWGN) channel. Additionally, we present both a 24-parallel digital correlator structure and a 24-parallel processing searcher operating at a 55 MHz system clock, and then briefly discuss the initial timing acquisition procedure. Because we can adopt an 1.32 Gsample/s digital-to-analog(D/A) converter and an 1.32 Gsample/s analog-to-digital(AID) converter in the DS-UWB system by employing the rectangular transmit filter, we have a realistic solution for the DS-UWB chipset development.