• Title/Summary/Keyword: program-driven simulator

Search Result 16, Processing Time 0.033 seconds

Multi-Programmed Simulation of a Shared Memory Multiprocessor System (공유메모리 다중프로세서 시스템의 다중 프로그래밍 모의실험 기법)

  • 최효진;전주식
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.30 no.3_4
    • /
    • pp.194-204
    • /
    • 2003
  • The performance of a shared memory multiprocessor system is dependent on the system software such as scheduling policy as well as hardware system. Most of existing simulators, however, do not support simulation for multi-programmed environment because they can execute only a single benchmark application at a time. We propose a multi-programmed simulation method on a program-driven simulator, which enables the concurrent executions of multiple parallel workloads contending for limited system resources. Using the proposed method, system developers can measure and analyze detailed effects of resource conflicts among the concurrent applications as well as the effects of scheduling policies on a program-driven simulator. As a result, the proposed multi-programmed simulation provides more accurate and realistic performance projection to design a multiprocessor system.

A Study on Power Dissipation of The Microprocessor Based on Trace-Driven Simulation (명령어 자취형 모의실험을 기반으로 하는 마이크로프로세서의 전력 소비에 대한 연구)

  • Lee, Jongbok
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.16 no.5
    • /
    • pp.191-196
    • /
    • 2016
  • Recently, power dissipation is a very significant issue not only in embedded systems and mobile devices but also in high-end modern processors. Especially, by the prevalent use of smart phones and tablet PCs, low power consumption of microprocessors is requisite. In this paper, a fast power measurement tool for a high performance microprocessor based on the trace-driven simulator has been developed. The power model of the microprocessor consists of complex combinational circuits, array structures, and CAM structures. Using SPEC 2000 benchmarks as input, the trace-driven simulation has been performed to estimate the average power dissipation of each program.

Development for Tilting Train Dynamics Motion Base

  • Song, Yong-Soo;Shin, Seung-Kwon;Kim, Jung-Seok;Ho, Seong
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2004.08a
    • /
    • pp.1158-1161
    • /
    • 2004
  • This paper describes the construction of a half sphere screen driving tilting simulator that can perform six degree-of-freedom (DOF) motions simulator to a tilting train. The mathematical equations of Tilting Train dynamics are first derived from the 6-DOF bicycle model and incorporated with the bogie, carbody, and suspension subsystems. The equations of motion are then programmed by visual C++ code. To achieve the simulator functions, a motion platform that is constructed by six electric-driven actuators is designed, and its kinetics/inverse kinetics analysis is also conducted. Driver operation signals such as carbady angle, accelerator, and tilting positions are measured to trigger the Tilting dynamics calculation and further actuate the cylinders by the motion platform control program. In addition, a digital PID controller is added to achieve the stable and accurate displacements of the motion platform. The experiments prove that the designed simulator is adequate in performing some special rail road driving situations discussed in this paper.

  • PDF

Microarchitecture Simulator for On-Chip Multiprocessor Microprocessor (다중처리형 마이크로프로세서 미세구조 시뮬레이터)

  • Park, Kyoung;Hahn, Woo-Jong
    • Proceedings of the IEEK Conference
    • /
    • 1999.11a
    • /
    • pp.408-411
    • /
    • 1999
  • Microarchitecture simulator is an important tool to verify and optimize the microarchitecture of a new microprocessor. Moreover. it can be use as a performance simulator to estimate the target microprocessor′s performance. And system software designers can use it as a software developing environment. This paper describes a "microarchitecture simulator for on-chip Multiprocessor microprocessor". It is a program-driven and cycle-based simulator that can execute simultaneous mutithreading benchmarks. We verified the microarchitecture of a new on-chip multiprocessor microprocessor with it and did performance simulations to estimate the performance of the on-chip multiprocessor microprocessor.

  • PDF

A Study on the Development of Simulator for Performance Evaluation of Traffic Control using UPC Algorithm in ATM Network (ATM 망에서 UPC를 이용한 트래픽 제어방법의 성능평가를 위한 시뮬레이터의 개발에 관한 연구)

  • 김문선
    • Journal of the Korea Society for Simulation
    • /
    • v.8 no.2
    • /
    • pp.45-56
    • /
    • 1999
  • It is necessary that we should control the traffic to not only efficiently use the rich bandwidth of ATM network but also satisfy the users various requirements for service quality. However, it is very difficult to decide which control mechanism would be applied in real network because there are various types of ATM traffic and traffic control mechanisms. In this paper, a smart simulator is developed ot analyze the performance of a UPC(Usage Parameter Control) mechanism which is a typical traffic control mechanism. The simulator consists of a user interface that supports a menu-driven input form and a simulation program that is executed with the users input parameters. Especially, the simulator establishes more powerful and flexible simulation environment since it supports a more complex simulation applying various source traffic to several different UPC mechanisms at the same time and allows an arbitrary user-defined traffic in addition to some well-known traffic.

  • PDF

Development for Motion Evaluation of Tilting Simulator (틸팅 시뮬레이터의 운동판 설계에 관한 연구)

  • Song, Yong-Soo;Kim, Jung-Suk;Lee, Su-Gil;Han, Seong-Ho
    • Proceedings of the KIEE Conference
    • /
    • 2004.07d
    • /
    • pp.2631-2633
    • /
    • 2004
  • This paper describes the construction of a half sphere screen driving tilting simulator that can perform six degree-of-freedom( DOF) motions simmulator to a tilting train. The mathematical equations of Tilting Train dynamics are first derived from the 6-DOF bicycle model and incorporated with the bogie. carbody, and suspension subsystems. The equations of motion are then programmed by visual C++ code. To achieve the simulator functions. a motion platform that is constructed by six electric-driven actuators is designed. and its kinetics/inverse kinetics analysis is also conducted. Driver operation signals such as carbady angle, accelerator. and tilting positions are measured to trigger the Tilting dynamics calculation and further actuate the cylinders by the motion platform control program. In addition. a digital PID controller is added to achieve the stable and accurate displacements of the motion platform. The experiments prove that the designed simulator is adequate in performing some special rail mad driving situations discussed in this paper.

  • PDF

Development of Power Distribution Algorithm for Driving Efficiency Optimization of Independently Driven Vehicle (독립구동 인휠 전기자동차의 주행 효율 최적화를 위한 구동력 분배 알고리즘)

  • Park, J.H.;Song, H.W.;Jeong, H.U.;Park, C.H.;Hwang, S.H.
    • Journal of Drive and Control
    • /
    • v.11 no.2
    • /
    • pp.16-21
    • /
    • 2014
  • The purpose of this paper is to construct a control algorithm for improving the driving efficiency of 4-wheel-drive in-wheel electric vehicles. The main parts of the vehicle were modeled and the input-output relations of signals were summarized using MATLAB/Simulink. A performance simulator for 4-wheel-drive in-wheel electric vehicles was developed based on the co-simulation environment with a commercial dynamic behavior analysis program called Carsim. Moreover, for improving the driving efficiency of vehicles, a torque distribution algorithm, which distributes the torque to the front and rear wheels, was included in the performance simulator. The effectiveness of the torque distribution algorithm was validated by the SOC simulation using the FTP-75 driving cycle.

On-Chip Multiprocessor with Simultaneous Multithreading

  • Park, Kyoung;Choi, Sung-Hoon;Chung, Yong-Wha;Hahn, Woo-Jong;Yoon, Suk-Han
    • ETRI Journal
    • /
    • v.22 no.4
    • /
    • pp.13-24
    • /
    • 2000
  • As more transistors are integrated onto bigger die, an on-chip multiprocessor will become a promising alternative to the superscalar microprocessor that dominates today's microprocessor marketplace. This paper describes key parts of a new on-chip multiprocessor, called Raptor, which is composed of four 2-way superscalar processor cores and one graphic co-processor. To obtain performance characteristics of Raptor, a program-driven simulator and its programming environment were developed. The simulation results showed that Raptor can exploit thread level parallelism effectively and offer a promising architecture for future on-chip multi-processor designs.

  • PDF

Thermal Numerical Simulation on Fire Suppression Characteristics through Mobile Mist Spray Nozzles (이동식 미분무수 노즐의 소화 특성에 대한 수치 시뮬레이션)

  • Bae, K.Y.;Chung, H.T.;Kim, H.B.;Jung, I.S.;Kim, C.
    • Journal of Power System Engineering
    • /
    • v.13 no.5
    • /
    • pp.25-33
    • /
    • 2009
  • In the present study, the numerical investigation has been carried out to see the effects of water mist sprays on the fire suppression mechanism. The special-purposed program named as FDS was used to simulate the interaction of fire plume and water mists. This program solves the fire-driven flows using LES turbulence model, the mixture fraction combustion model, the finite volume method of radiation transport for a non-scattering gray gas, and conjugate heat transfer between wall and gas flow. The computational domain was composed of a rectangular space dimensioned as $L{\times}W{\times}H=4.0{\times}4.0{\times}2.5\;m^3$ with a mist-injecting nozzle installed 1.0 m high from the fire pool. In this paper, two types of nozzles were chosen to compare the performance of the fire suppression. Numerical results showed that the nozzle, type A, with more orifices having smaller diameters had poorer performance than the other one, type B because the flow injected through side holes deteriorated the primary flow. The fire-extinguishing time of type A was 2.6 times bigger than that of type B.

  • PDF

Cloudification of On-Chip Flash Memory for Reconfigurable IoTs using Connected-Instruction Execution (연결기반 명령어 실행을 이용한 재구성 가능한 IoT를 위한 온칩 플래쉬 메모리의 클라우드화)

  • Lee, Dongkyu;Cho, Jeonghun;Park, Daejin
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.14 no.2
    • /
    • pp.103-111
    • /
    • 2019
  • The IoT-driven large-scaled systems consist of connected things with on-chip executable embedded software. These light-weighted embedded things have limited hardware space, especially small size of on-chip flash memory. In addition, on-chip embedded software in flash memory is not easy to update in runtime to equip with latest services in IoT-driven applications. It is becoming important to develop light-weighted IoT devices with various software in the limited on-chip flash memory. The remote instruction execution in cloud via IoT connectivity enables to provide high performance software execution with unlimited software instruction in cloud and low-power streaming of instruction execution in IoT edge devices. In this paper, we propose a Cloud-IoT asymmetric structure for providing high performance instruction execution in cloud, still low power code executable thing in light-weighted IoT edge environment using remote instruction execution. We propose a simulated approach to determine efficient partitioning of software runtime in cloud and IoT edge. We evaluated the instruction cloudification using remote instruction by determining the execution time by the proposed structure. The cloud-connected instruction set simulator is newly introduced to emulate the behavior of the processor. Experimental results of the cloud-IoT connected software execution using remote instruction showed the feasibility of cloudification of on-chip code flash memory. The simulation environment for cloud-connected code execution successfully emulates architectural operations of on-chip flash memory in cloud so that the various software services in IoT can be accelerated and performed in low-power by cloudification of remote instruction execution. The execution time of the program is reduced by 50% and the memory space is reduced by 24% when the cloud-connected code execution is used.