Browse > Article
http://dx.doi.org/10.7236/JIIBC.2016.16.5.191

A Study on Power Dissipation of The Microprocessor Based on Trace-Driven Simulation  

Lee, Jongbok (Dept. of Electronics & Information Engineering, Hansung University)
Publication Information
The Journal of the Institute of Internet, Broadcasting and Communication / v.16, no.5, 2016 , pp. 191-196 More about this Journal
Abstract
Recently, power dissipation is a very significant issue not only in embedded systems and mobile devices but also in high-end modern processors. Especially, by the prevalent use of smart phones and tablet PCs, low power consumption of microprocessors is requisite. In this paper, a fast power measurement tool for a high performance microprocessor based on the trace-driven simulator has been developed. The power model of the microprocessor consists of complex combinational circuits, array structures, and CAM structures. Using SPEC 2000 benchmarks as input, the trace-driven simulation has been performed to estimate the average power dissipation of each program.
Keywords
power dissipation; instruction trace; trace-driven simulator;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 T. Austin, E. Larson, and D. Ernest, "SimpleScalar : An Infrastructure for Computer System Modeling," Computer, Vol. 35, No. 2, pp. 59-67, Feb. 2002.   DOI
2 S. Palacharla, N. Jouppi, and J. Smith, "Complexity-Effective Superscalar Processors", Proc. of the 24th International Symposium on Computer Architecture, 1997.
3 S. Wilton and N. Jouppi, "An Enhanced Access and Cycle Time Model for On-chip Caches," WRL Research Report 93/5, DEC Western Research Laboratory, 1994.
4 B. Bishop, T. Kelliher, and M. Irwin, "The Design of a Register Renaming Unit," Proc. of Grear Lakes Symposium on VLSI, 1999.
5 R. Zimmermann and W. Fichtner, "Low-power logic styles : CMOS versus pass-transistor logic", IEEE Journal of Solid State Circuits, Vol. 32, No. 7, pp.1079-1090, 1997.   DOI
6 M. Borah, R. Owens, and M. Irwin, "Transistor sizing for low power CMOS circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems", Vol. 15, No. 6, pp. 665-671, 1996.   DOI
7 D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," Proceedings of the 27th International Symposium on Computer Architecture, pp 83-94, Jun. 2000.
8 R. Joseph and M. Martonosi, "Run-time Power Estimation in High-Performance Microprocessors," The International Symposium on Low Power Electronics and Design, Aug. 2001.
9 J. Lee, "A Study of Trace-driven Simulation for Multi-core Processor Architectures," Journal of The Institute of Internet, Broadcasting and Communication, vol. 12, no. 3, pp. 9-13, Jun. 2012.
10 J. Lee, "Performance Study of Asymmetric Multicore Processor Architectures," Journal of The Institute of Internet, Broadcasting and Communication, vol. 14, no. 3, pp. 163-169, Jun. 2014.