• 제목/요약/키워드: power oscillation

검색결과 542건 처리시간 0.033초

교량진동을 이용한 진동형 자가발전기에 대한 연구 (A Study on Stand-Alone Electric Power Generator Using Bridge Vibration)

  • 최남섭
    • 한국정보통신학회:학술대회논문집
    • /
    • 한국해양정보통신학회 2003년도 춘계종합학술대회
    • /
    • pp.313-316
    • /
    • 2003
  • 본 논문에서는 교량의 건전도 감시용 계측 유닛에 사용되는 충전시스템을 위한 교량의 상시진동을 이용한 자립형 진동발전기에 대하여 연구하였다. 본 연구에서는 전기자 반작용의 영향을 최소화한 진동발전기를 제안하고, 기계적 및 전기적인 설계식을 유도한 다음, 시험용 진동발전기를 제작하였다. 아울러, 실내 자유진동 실험을 수행하였고, 축전시스템에 대한 실험 결과, 정류기에 사용된 다이오드 특성이 충전과정에서 지배적임을 확인하였다. 또한, 남해대교의 진동 데이터를 Pilot 발전기에 적용하여 시뮬레이션 한 결과 진동발전기의 적용성과 효용성을 확인할 수 있었다.

  • PDF

Advanced Small-Signal Model of Multi-Terminal Modular Multilevel Converters for Power Systems Based on Dynamic Phasors

  • Hu, Pan;Chen, Hongkun;Chen, Lei;Zhu, Xiaohang;Wang, Xuechun
    • Journal of Power Electronics
    • /
    • 제18권2호
    • /
    • pp.467-481
    • /
    • 2018
  • Modular multilevel converter (MMC)-based high-voltage direct current (HVDC) presents attractive technical advantages and contributes to enhanced system operation and reduced oscillation damping in dynamic MMC-HVDC systems. We propose an advanced small-signal multi-terminal MMC-HVDC based on dynamic phasors and state space for power system stability analysis to enhance computational accuracy and reduce simulation time. In accordance with active and passive network control strategies for multi-terminal MMC-HVDC, the matchable small-signal stability models containing high harmonics and dynamics of internal variables are conducted, and a related theoretical derivation is carried out. The proposed advanced small-signal model is then compared with electromagnetic-transient and traditional small-signal state-space models by adopting a typical multi-terminal MMC-HVDC network with offshore wind generation. Simulation indicates that the advanced small-signal model can successfully follow the electromechanical transient response with small errors and can predict the damped oscillations. The validity and applicability of the proposed model are effectively confirmed.

Design and Fabrication of Low LO Power V-band CPW Mixer Module

  • Dan An;Lee, Bok-Hyung;Chae, Yeon-Sik;Park, Hyun-Chang;Park, Hyung-Moo;Chun, Young-Hoon;Rhee, Jin-Koo
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2002년도 ITC-CSCC -2
    • /
    • pp.1133-1136
    • /
    • 2002
  • We designed and fabricated a low local oscillation (LO) power V-band CPW mixer module using a CPW-to-waveguide transition technology for the application of millimeter-wave wireless communication systems. The mixer was designed using a unique gate mixing architecture to achieve simultaneously a low LO input power, a high conversion gain, and good LO-RF isolation characteristics. The fabricated mixer exhibited a high conversion gain of 2 dB at a low LO power of 0 dBm. For data transmission of the 60 ㎓ wireless LNA systems, we fabricated a CPW-to-waveguide converter module of WR-15 type and mounted the fabricated mixer in the converter module. The fabricated V-band mixer exhibited a higher conversion gain and a lower LO input power than other reported V-band mixers.

  • PDF

A D-Band Integrated Signal Source Based on SiGe 0.18μm BiCMOS Technology

  • Jung, Seungyoon;Yun, Jongwon;Rieh, Jae-Sung
    • Journal of electromagnetic engineering and science
    • /
    • 제15권4호
    • /
    • pp.232-238
    • /
    • 2015
  • This work describes the development of a D-band (110-170 GHz) signal source based on a SiGe BiCMOS technology. This D-band signal source consists of a V-band (50-75 GHz) oscillator, a V-band amplifier, and a D-band frequency doubler. The V-band signal from the oscillator is amplified for power boost, and then the frequency is doubled for D-band signal generation. The V-band oscillator showed an output power of 2.7 dBm at 67.3 GHz. Including a buffer stage, it had a DC power consumption of 145 mW. The peak gain of the V-band amplifier was 10.9 dB, which was achieved at 64.0 GHz and consumed 110 mW of DC power. The active frequency doubler consumed 60 mW for D-band signal generation. The integrated D-band source exhibited a measured output oscillation frequency of 133.2 GHz with an output power of 3.1 dBm and a phase noise of -107.2 dBc/Hz at 10 MHz offset. The chip size is $900{\times}1,890{\mu}m^2$, including RF and DC pads.

Declutching control of a point absorber with direct linear electric PTO systems

  • Zhang, Xian-Tao;Yang, Jian-Min;Xiao, Long-Fei
    • Ocean Systems Engineering
    • /
    • 제4권1호
    • /
    • pp.63-82
    • /
    • 2014
  • Declutching control is applied to a hemispherical wave energy converter with direct linear electric Power-Take-Off systems oscillating in heave direction in both regular and irregular waves. The direct linear Power-Take-Off system can be simplified as a mechanical spring and damper system. Time domain model is applied to dynamics of the hemispherical wave energy converter in both regular and irregular waves. And state space model is used to replace the convolution term in time domain equation of the heave oscillation of the converter due to its inconvenience in analyzing the controlled motion of the converters. The declutching control strategy is conducted by optimal command theory based on Pontryagin's maximum principle to gain the controlled optimum sequence of Power-Take-Off forces. The results show that the wave energy converter with declutching control captures more energy than that without control and the former's amplitude and velocity is relatively larger. However, the amplification ratio of the absorbed power by declutching control is only slightly larger than 1. This may indicate that declutching control method may be inapplicable for oscillating wave energy converters with direct linear Power-Take-Off systems in real random sea state, considering the error of prediction of the wave excitation force.

2도체 송전선로의 스페이서 취부방식 연구 (A Study on the Spacer Installation Method for 2-Conductor Bundle Transmission Lines)

  • 민병욱;김우겸;최한열;박기용;김원진;박재웅
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2008년도 제39회 하계학술대회
    • /
    • pp.333-334
    • /
    • 2008
  • Overhead transmission lines are classified by the number of sub conductors per phase. Korean transmission lines use two, four, or six-conductor bundle. Bundle of conductors must have spacers or spacer dampers which keep the proper distance between sub conductors. They can prevent conductors from being vibrated or twisted due to the wind. As for the two-conductor bundle, alternating current flow generates absorption force between sub conductors which may cause a collision of sub conductors. To prevent sub conductors from being vibrated, twisted, and collided, spacer or spacer damper installation method is designed considering vibration characteristics of sub conductors. We have spacer installation method for four or six-conductor bundle lines. However, we don't have it for two-conductor bundle ones. So we have installed spacers at regular intervals in two-conductor bundle lines, and it caused rigid body oscillation of conductors due to the wind which made a flashover between conductors. This paper introduces a vibration characteristic analysis of two-conductor bundle and proposes a spacer installation method for two-conductor bundle lines.

  • PDF

멀티미디어 CDMA에서 전송률 적응을 고려한 선택적 전력 제어 알고리즘 (Selective Power Control considering Transmission Rate Adaptation for a Multimedia CDMA system)

  • 이재호;곽경섭
    • 한국통신학회논문지
    • /
    • 제27권6B호
    • /
    • pp.559-568
    • /
    • 2002
  • 본 논문에서는 이산적인 전송률 집합을 가진 실제 시스템에서 구현 가능한 가변 전송률 제어 및 전력 제어를 결합하는 알고리즘에 대하여 연구하였다. 이와 같은 연구는 문헌 [1]에서 선택적 전력 제어 (SPC)라는 알고리즘으로 제시되었지만, 사용자의 최소 전송률 보장과 신호대 간섭비의 변화에 따라 전송률 변화가 빈번하게 발생한다는 문제점을 가지고 있다. 본 논문에서는 전송률 적응을 고려하여 기존의 선택적 전력 제어 방법의 문제점을 해결하기 위한 새로운 모델과 반복 연산 알고리즘을 제시하였다. 그리고 수치 해석 및 모의 실험을 통해 보다 안정되고 낮은 전송 전력으로 향상된 효율을 가짐을 증명하였다.

Sub-One volt DC Power Supply Expandable 4-bit Adder/Subtracter System using Adiabatic Dynamic CMOS Logic Circuit Technology

  • Takahashi, Kazukiyo;Yokoyama, Michio;Shouno, Kazuhiro;Mizunuma, Mitsuru
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2002년도 ITC-CSCC -3
    • /
    • pp.1543-1546
    • /
    • 2002
  • The expandable 4 bit adder/subtracter IC was designed using the adiabatic and dynamic CMOS logic (ADCL) circuit as the ultra-low power consumption basic logic circuit and the IC was fabricated using a standard 1.2 ${\mu}$ CMOS process. As the result the steady operation of 4 bit addition and subtraction has been confirmed even if the frequency of the sinusoidal supply voltage is higher than 10MHz. Additionally, by the simulation, at the frequency of 10MHz, energy consumption per operation is obtained as 93.67pJ (ar addition and as 118.67pJ for subtraction, respectively. Each energy is about 1110 in comparison with the case in which the conventional CMOS logic circuit is used. A simple and low power oscillation circuit is also proposed as the power supply circuit f3r the ADCL circuit. The oscillator operates with a less one volt of DC supply voltage and around one milli-watts power dissipation.

  • PDF

MMIC by 120nm InAlAs/InGaAs Metamorphic HEMT를 이용한 77 GHz 전력 증폭기 제작 (77 GHz Power Amplifier MMIC by 120nm InAlAs/InGaAs Metamorphic HEMT)

  • 김성원;설경선;김경운;최우열;권영우;서광석
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2006년도 하계종합학술대회
    • /
    • pp.553-554
    • /
    • 2006
  • In this paper, 77 GHz CPW power amplifier MMIC, which are consisted of a 2 stage driver stage and a power stage employing $8{\times}50um$ gate width, have been successfully developed by using 120nm $In_{0.4}AlAs/In_{0.35}GaAs$ Metamorphic high electron mobility transistors (MHEMTs). The devices show an extrinsic transconductance $g_m$ of 660 mS/mm, a maximum drain current of 700 mA/mm, and a gate drain breakdown voltage of -8.5 V. A cut-off frequency ($f_T$) of 172 GHz and a maximum oscillation frequency ($f_{max}$) of over 300 GHz are achieved. The fabricated PA exhibited high power gain of 20dB only with 3 stages. The output power is measured to be 12.5 dBm.

  • PDF

유전 알고리즘을 이용한 퍼지형 안전화 제어기의 최적 설계에 관한 연구 (A Study on the Optimal Design Fuzzy Type Stabilizing Controller using Genetic Algorithm)

  • 이흥재;임찬호;윤병규;임화영;송자윤
    • 대한전기학회논문지:전력기술부문A
    • /
    • 제48권11호
    • /
    • pp.1382-1387
    • /
    • 1999
  • This paper presents an optimal fuzzy power system stabilizer to damp out low frequency oscillation. So far fuzzy controllers have been applied to power system stabilizing controllers due to its excellent properties on the nonlinear systems. But the design process of fuzzy logic power system stabilizer requires empirical and heuristic knowledge of human experts as well as many trial-and-errors in general. This paper presents and optimal design method of the fuzzy logic stabilizer using the genetic algorithm. Non-symmetric membership functions are optimally tuned over an evaluation function. The present inputs of fuzzy stabilizer are torque angle error and the change of torque angle error without loss of generality. The coding method used in this paper is concatenated binary mapping. Each linguistic fuzzy variable, defined as the peak of a membership function, is assigned by the mapping from a minimum value to a maximum value using eight bits. The tournament selection and the elitism are used to keep the worthy individuals in the next generation. The proposed system is applied to the one-machine infinite-bus model of a power system, and the results showed a promising possibility.

  • PDF