• Title/Summary/Keyword: pn junction

Search Result 106, Processing Time 0.033 seconds

The Technology of Sloped Wall SWAMI for VLSI and Analysis of Leakage Current (고집적 회로를 위한 경사면 SWAMI 기술과 누설전류 분석)

  • 이용재
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.15 no.3
    • /
    • pp.252-259
    • /
    • 1990
  • This paper present new scheme for a Side Wall Masked Isolation(SWAMI) technology which take all the advatages provided by conventional LOCOS process. A new SWAMI process incorporates a sloped sidewall by reactive ion etch and a layer of thin nitride around the side walls such that both intrinsic nitride stress and volume expansion induced stress are greatly reduced. As a fabricate results, a defect-free fully recessed zero bird's beak local oxidation process can be realized by the sloped wall anisotropic oxide isolation. No additional masking step is required. The leakage current of PN diodes of this process were reduced than PN diode of conventional LOCOS process. On the other hand, the edge junction part was larger than the flat juction part in the density of leakage current.

  • PDF

Efficiency improvement of solar cell by back surface field (이면전계(BSF)에의한 solar cell의 효율개선효과)

  • 소대화;강기성;박정철
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1990.10a
    • /
    • pp.88-90
    • /
    • 1990
  • In this study, PN junction solar cell and P$\^$+/-N-N$\^$+/ BSF solar cell, using N-type(111), 10$\^$16/[atoms/cm$\^$-3/] wafer, were fabricated applying that ion implant method whose dose are 1E14, 1E15, 3E15 and its acceleration energy is 50Key, 100Key respectively. The impurity concentration of two types of front-side are 10$\^$18/[atoms/cm$\^$-3/] and back-side concentration for BSF solar cell is 10$\^$17/[atoms/cm$\^$-3/]. As a result of comparison for 2 typical types of cells out of various fabricated samples, open circuit voltage (Voc), short circuit current(Isc) of BSF solar cell are larger than those of PN solar cell by 48[%], 14[%]. Considering that the efficiency of BSF cell is 2.5[%] as well as PN solar cell's is 7.5[%], 10.0[%] of efficiency improvement effect can be obtained from BSF solar cell. Futhermore, in consequence of front-side impurity concentration change from 10$\^$17/[atoms/cm$\^$-3] to 10$\^$20/[atoms/cm$\^$-3/] alternately, the most ideal result can be expected when it is 10$\^$18/[atoms/cm$\^$-3/].

A Study on the PN Junction Breakdown Characteristics with Design and Process Parameters of FLR in Power Device Design (전력 반도체 소자의 설계에 있어서 FLR의 Design 및 Process Parameter에 따른 PN접합의 항복특성에 관한 고찰)

  • Song, Dae-Sik;Kang, Ey-Goo;Hwang, Sang-Joon;Sung, Man-Young;Lee, Cheol-Jin
    • Proceedings of the KIEE Conference
    • /
    • 1995.07c
    • /
    • pp.1146-1148
    • /
    • 1995
  • To improve the breakdown characteristics of vertical power devices, field limiting ring(FLR) is popularly used. In this paper, at vertical power device having $300{\sim}600V$ breakdown voltage, FLR thecnique is considered, by two dimensional computer simulator, with the various of parameters; number of FLR, seperation distance of first FLR from the main juncton and second FLR from the first FLR, doping concentration and thickness of epi-layer, etc.. Below $40{\mu}m$ epi thickness, and for the case of one FLR, the maximum breakdown voltage, 580V is obtained.

  • PDF

Space Charge Effects at Doped Ⅲ-Ⅴ Compound Semiconductor Interfaces (Doping된 Ⅲ-Ⅴ族 化合物 半導體 界面에서 空間電荷效果)

  • Chun, Jang-Ho
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.27 no.2
    • /
    • pp.93-97
    • /
    • 1990
  • Interfacil charge approximations and structures at doped semiconductor interfaces were proposed. Rectifying phenomena at the III-V compound semiconductor (p-GaP, p-InP, n-GaAs)/$CsNO_3$ aqueous electrolyte interfaces were qualitatively analyzed in terms of their cyclic current-voltage characteristics. The current-voltage characteristic curves, the ion adsorption and potential barrier processes at the semiconductor interfaces were verified using continuous cyclic voltammetric methods. The pn or np junction structures and the related rectifying types at the doped semi-condudtor-electrolyte inferfaces are determined by the space charges.

  • PDF

A Study on the Structure Fabrication of LDD-nMOSFET using Rapid Thermal Annealing Method of PSG Film (PSG막의 급속열처리 방법을 이용한 LDD-nMOSFET의 구조 제작에 관한 연구)

  • 류장렬;홍봉식
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.31A no.12
    • /
    • pp.80-90
    • /
    • 1994
  • To develop VLSI of higher packing density with 0.5.mu.m gate length of less, semiconductor devices require shallow junction with higher doping concentration. the most common method to form the shallow junction is ion implantation, but in order to remove the implantation induced defect and activate the implanted impurities electrically, ion-implanted Si should be annealed at high temperature. In this annealing, impurities are diffused out and redistributed, creating deep PN junction. These make it more difficult to form the shallow junction. Accordingly, to miimize impurity redistribution, the thermal-budget should be kept minimum, that is. RTA needs to be used. This paper reports results of the diffusion characteristics of PSG film by varying Phosphorus weitht %/ Times and temperatures of RTA. From the SIMS.ASR.4-point probe analysis, it was found that low sheet resistance below 100 .OMEGA./ㅁand shallow junction depths below 0.2.mu.m can be obtained and the surface concentrations are measured by SIMS analysis was shown to range from 2.5*10$^{17}$ aroms/cm$^{3}$~3*10$^{20}$ aroms/cm$^{3}$. By depending on the RTA process of PSG film on Si, LDD-structured nMOSFET was fabricated. The junction depths andthe concentration of n-region were about 0.06.mu.m. 2.5*10$^{17}$ atom/cm$^{-3}$ , 4*10$^{17}$ atoms/cm$^{-3}$ and 8*10$^{17}$ atoms/cm$^{3}$, respectively. As for the electrical characteristics of nMOS with phosphorus junction for n- region formed by RTA, it was found that the characteristics of device were improved. It was shown that the results were mainly due to the reduction of electric field which decreases hot carriers.

  • PDF

Analysis of Increasing the Conduction of V2O5 Thin Film on SiO2 Thin Film (SiO2 절연박막에 의해서 바나듐옥사이드 박막이 전도성이 높아지는 원인분석)

  • Oh, Teresa
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.19 no.8
    • /
    • pp.14-18
    • /
    • 2018
  • Generally. the Ohmic's law is an important factor to increase the conductivity in a micro device. So it is also known that the Ohmic contact in a semiconductor device is import. The PN junction as a structure of semiconductor involves the depletion layer, and this depletion layer induces the non linear electrical properties and also makes the Schottky contact as an intrinsic characteristics of semiconductor. To research the conduction effect of insulators in the semiconductor device, $SiO_2$ thin film and $V_2O_5/SiO_2$ thin film were researched by using the current-voltage system. In the nano electro-magnetic system, the $SiO_2$ thin film as a insulator had the non linear Schottky contact, and the as deposited $V_2O_5$ thin film had the linear Ohmic contact owing to the $SiO_2$ thin film with superior insulator's properties, which decreases the leakage current. In the positive voltage, the capacitance of $SiO_2$ thin film was very low, but that of $V_2O_5$ thin film increased with increasing the voltage. In the normal electric field system, it was confirmed that the conductivity of $V_2O_5$ thin film was increased by the effect of $SiO_2$ thin film. It was confirmed that the Schottky contact of semiconductors enhanced the performance of electrical properties to increased the conductivity.

Thermal Characteristics: Gap of LED Devices and LED's Lighting Application

  • Liu, Muqing;Zhang, Wanlu;Zhu, Xiaojing
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2008.10a
    • /
    • pp.1347-1348
    • /
    • 2008
  • The efficacy and its degradation of light emitting diode(LED) are related to its PN junction's temperature(Tj). Currently efficacy in certain temperature and thermo-resistant are defined for the depending. However, the definitions are quite inconvenient for lighting application. The paper focuses on the issue and presents a method to evaluate the thermal characteristics of LED efficay.

  • PDF

Current Characteristics at p-GaP Semiconductor Interfaces (p형 GaP 반도체 계면의 전류 특성)

  • 김은익;천장호
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.26 no.9
    • /
    • pp.1369-1374
    • /
    • 1989
  • Electrical characteristics at the p-GaP semiconductor/CsNO3 electrolyte interfaces were investigated. It is found that such interfacial phenomena are well analyzed by semiconductor-semiconductor pn junction diode models and image charge effects of semiconductor-vacuum interfaces. The formation processes of electrical double layers and their potential variations are verified using cyclic voltammetric methods. The interfacial current are influenced by Cs+ ion coverage onto the semiconductor electrode surface and structure of electrical double layer.

  • PDF

A 150-Mb/s CMOS Monolithic Optical Receiver for Plastic Optical Fiber Link

  • Park, Kang-Yeob;Oh, Won-Seok;Ham, Kyung-Sun;Choi, Woo-Young
    • Journal of the Optical Society of Korea
    • /
    • v.16 no.1
    • /
    • pp.1-5
    • /
    • 2012
  • This paper describes a 150-Mb/s monolithic optical receiver for plastic optical fiber link using a standard CMOS technology. The receiver integrates a photodiode using an N-well/P-substrate junction, a pre amplifier, a post amplifier, and an output driver. The size, PN-junction type, and the number of metal fingers of the photodiode are optimized to meet the link requirements. The N-well/P-substrate photodiode has a 200-${\mu}m$ by 200-${\mu}m$ optical window, 0.1-A/W responsivity, 7.6-pF junction capacitance and 113-MHz bandwidth. The monolithic receiver can successfully convert 150-Mb/s optical signal into digital data through up to 30-m plastic optical fiber link with -10.4 dBm of optical sensitivity. The receiver occupies 0.56-$mm^2$ area including electrostatic discharge protection diodes and bonding pads. To reduce unnecessary power consumption when the light is not over threshold or not modulating, a simple light detector and a signal detector are introduced. In active mode, the receiver core consumes 5.8-mA DC currents at 150-Mb/s data rate from a single 3.3 V supply, while consumes only $120{\mu}W$ in the sleep mode.

Characterization of EFG Si Solar Cells

  • Park, S.H.
    • Journal of Sensor Science and Technology
    • /
    • v.5 no.5
    • /
    • pp.1-10
    • /
    • 1996
  • Solar cells made of the edge-defined film-fed growth Si are characterized using current-voltage, surface photovoltage, electron beam induced current, electron microprobe, scanning electron microscopy, and electron backscattering. The weak temperature dependence of the I-V curves in the EFG solar cells is due to a voltage variable shunt resistance giving higher diode ideality factors than the ideal one. The voltage variable shunt resistance is modeled by a modified recombination mechanism which includes carrier tunneling to distributed impurity energy states in the band gap within the space-charge region. The junction integrity and the substrate quality are characterized simultaneously by combining I-V and surface photovoltage (SPV) measurements. The diode ideality factors and the surface photovoltages characterize the junction integrity while the SPV diffusion lengths characterizes the substrate quality. Most of the measured samples show the voltage variable shunt resistance although how serious it is depends on the solar cell efficiency. The voltage variable shunt resistance is understood as one of the most important factors of the degradation of EFG solar cells.

  • PDF