• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.13 no.1
• /
• pp.27-34
• /
• 2013

This paper deals with the performance anlysis of CCA adaptive equalization algorithm, that is used for reduction of intersymbol interference at the receiving side which occurs in the time dispersive communication channel. Basically, this algorithm is borned for the solving phase unrecovery problem in the CMA equalizer, and the comines the concept of DDA (Decision Directed Algorithm) and RCA (Reduce Constellation Algorithm). The DDA has a stable convergence characteristics in unilevel signal, but not in the number of levels in multilevel signal such as QAM, so it has unstable problem. The RCA does not provide reliable initial convergence. And even after convergence, the equalization noise due to the steady state misadjustment exhibited by it is very high as compared to DDA. For the solving the abovemensioned point, the CCA adaptive eualization alogorithm has borned. In order to performance analysis of CCA algorithm, the recovered signal constellation that is the output of the equalizer, the convergence characteristic by the residual isi and MD (maximum distortion), the SER characteristic are used by computer simulation and it was compared with the DDA, RCA respectively. As a result of simulation, the DDA has superior performance than other algoithm, but it has a convergence unguarantee and unstability in the multilevel signal. In order to solving this problem, the CCA has more good performance than RCA in every performance index.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.21 no.6
• /
• pp.573-582
• /
• 2010

In this paper, X-band transceiver for high resolution wideband SAR systems is designed and fabricated. Also as a technique for enhancing the performance, error compensation algorithm is presented. The transceiver for SAR system is composed of transmitter, receiver, switch matrix and frequency generator. The receiver especially has 2 channel mono-pulse structure for ground moving target indication. The transceiver is able to provide the deramping signal for high resolution mode and select the receive bandwidth for receiving according to the operation mode. The transceiver had over 300 MHz bandwidth in X-band and 13.3 dBm output power which is appropriate to drive the T/R module. The receiver gain and noise figure was 39 dB and 3.96 dB respectively. The receive dynamic range was 30 dB and amplitude imbalance and phase imbalance of I/Q channel was ${\pm}$0.38 dBm and ${\pm}$3.47 degree respectively. The transceiver meets the required electrical performances through the individual tests. This paper shows the pulse error term depending on SAR performance was analyzed and range IRF was enhanced by applying the compensation technique.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.16 no.6
• /
• pp.1250-1259
• /
• 2012

In this paper, a time-domain comparator is proposed for a successive approximation (SA) analog-to-digital converter (ADC) with a low power and high resolution. The proposed time-domain comparator consists of a voltage-controlled delay converter with a clock feed-through compensation circuit, a time amplifier, and binary phase detector. It has a small input capacitance and compensates the clock feed-through noise. To analyze the performance of the proposed time-domain comparator, two 1V 10-bit 200-kS/s SA ADCs with a different time-domain comparator are implemented by using 0.18-${\mu}m$ 1-poly 6-metal CMOS process. The measured SNDR of the implemented SA ADC is 56.27 dB for the analog input signal of 11.1 kHz, and the clock feed-through compensation circuit and time amplifier of the proposed time-domain comparator enhance the SNDR of about 6 dB. The power consumption and area of the implemented SA ADC are 10.39 ${\mu}W$ and 0.126 mm2, respectively.

• Science of Emotion and Sensibility
• /
• v.14 no.4
• /
• pp.545-554
• /
• 2011

In this study, the parameters of Polysomnography (PSG) test, such as total sleep time, snoring time, had been analyzed to evaluate the effectiveness of a developed anti-snore pillow. The developed anti-snore pillow is made up of two polyvinylidene fluoride (PVDF) vibration sensors, pumps, valves, and air bladders. The two PVDF sensors inside the pillow can acquire the sound signals and the algorithm was perfectly designed to extract snoring by removing unwanted noise accurately and automatically. Once the pillow recognizes snore, a pump inside the hardware activates, and a bladder under the neck area inside the pillow will be inflated. The PSG test was used and two volunteers were participated for the study. The parameters of the PSG results were analyzed to evaluate the effectiveness of the anti-snore pillow. The total sleep time of each volunteer was similar on each phase of test, but the snoring time and the longest snoring episode were significantly decreased with the use of anti-snore pillow. The overall results showed excellent possibilities for reducing snoring for the person who snores during sleep by using the anti-snore pillow. The effectiveness of the anti-snore pillow can be evaluated by the PSG test. Moreover, the relationship between each parameter of PSG test and the quality of sleep will be used for further researches.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.20 no.9
• /
• pp.843-852
• /
• 2009

In this paper, we present design, fabrication, and measured results for a frequency upconverter for a wireless communication system of UAV(Unmanned Aerial Vehicle). The specifications of such wireless communication system requires the special features of maximum range of communication as well as deployment in UAV and repairing. The frequency upconverter operating at $5.25{\sim}5.45\;GHz$ in C-band was designed and fabricated considering such special features. The AGC function was included because the required output power should be constant for optimal system operation. The fabricated upconverter showed a constant output power of $+2{\pm}0.5\;dBm$ for the $-15{\sim}-10\;dBm$ input. Spuriouses were below -60 dBc and the adjacent leakage power was below -40 dBc. In addition, LO sources in the upconverter was implemented using the frequency synthesizer with step 1 MHz. This is for the application to the situation where multiple UAVs employed and the possible change of the permitted frequency band. The synthesizer showed a phase noise of -100 dBc/Hz at the 100 kHz frequency offset.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.26 no.5
• /
• pp.471-482
• /
• 2015

In this paper, design and implementation of the 94 GHz Gunn oscillator and the evaluation of the maximum power of the Gunn diode used in the oscillator are presented. The 94 GHz Gunn oscillator is used InP Gunn diode and designed employing a WR-10 waveguide. The designed oscillator is fabricated through machining and its performance is measured. The fabricated oscillator shows an oscillation frequency of 95 GHz, output power of 12.64 dBm, and phase noise of -92.7 dBc/Hz at 1 MHz offset frequency. To evaluation the maximum power of the InP Gunn diode used in oscillator, the oscillator structure is modified to a structure having a diaphram. The height of thick diaphram which is used in the oscillator is varied. As a result, an oscillator has several different load impedances, which makes it possible to plot $G_L-V^2$ plot at the post plane. Using the $G_L-V^2$ plot, the maximum power of used Gunn diode including post is computed to be 16.8 dBm. Furthermore using the shorted and zero bias Gunn diode, the post loss used for DC biasing can be computed. Using the two losses, The maximum power of a InP Gunn diode is computed to be 18.55 dBm at 95 GHz. This result is close to a datasheet.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.3
• /
• pp.34-41
• /
• 2011

This paper presents a wide tuning range, fine-resolution DCO (Digitally Controlled Oscillator) with an active inductor. In order to control the frequency of the DCO, the transconductance of the active inductor is tuned digitally. In addition, the DCO gain needs to be calibrated digitally to compensate for gain variations. To cover the wide tuning range, an automatic three-step coarse tuning scheme is proposed. The DCO total frequency tuning range is 1.4 GHz (2.1 GHz to 3.5 GHz), it is 58 % at 2.4 GHz. An effective frequency resolution is 0.14 kHz/LSB. The proposed DCO is implemented in 0.13 ${\mu}m$ CMOS process. The total power consumption is 6.6 mW from a 1.2 V supply voltage. The phase noise of the DCO output at 2.4 GHz is -120.67 dBc/Hz at 1 MHz offset.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.39 no.5
• /
• pp.8-15
• /
• 2002

We optimally designed the VCO(voltage-controlled oscillator) with spiral inductor using the MOSIS HP 0.5${\mu}{\textrm}{m}$ CMOS process. With the developed SPICE model of spiral inductor, the quality factor of spiral inductor was maximized at the operating frequency by varying the layout parameters, e.g., metal width, number of turns, radius, space of the metal lines. For the operation frequency of 2㎓, the inductance of about 3nH, and the MOSIS HP 0.5 CMOS process with the metal thickness of 0.8${\mu}{\textrm}{m}$, oxide thickness of 3${\mu}{\textrm}{m}$, the optimal width of metal lines is about 20${\mu}{\textrm}{m}$ for the maximum Quality factor. With the optimized spiral inductor, the VCO with LC tuning tank was designed, fabricated and measured. The measurements were peformed on-wafer using the HP8593E spectrum analyzer. The oscillation frequency was about 1.610Hz, the frequency variation of 250MHz(15%) with control voltage of 0V - 2V, and the phase noise of -108.4㏈c(@600KHz) from output spectrum.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.23 no.6
• /
• pp.682-690
• /
• 2012

In this paper, a highly linear self oscillating mixers(SOM) using second harmonic injections are presented. The H-slot defected ground structure(DGS) is designed as a balanced resonator for oscillation in the proposed SOM. Since the H-slot DGS resonator achieves a high Q factor, it is a suitable structure to provide low phase noise for the oscillator. The single balanced mixer is utilized in this work and it provides good LO-RF isolation since balanced LO signals are suppressed at the RF input port. In order to inject the second harmonic of the IF, we propose two different methods using feedback loops. In the first method, IF achieves a 3.08 dB conversion gain at 226 MHz with input power of -20 dBm at 5 GHz RF input signal. The IF achieves 2 dB conversion gain at 423 MHz with the input power of -20 dBm at 5.2 GHz RF input signal in the second method. The measured IMD3s are 61.8 dB and 65 dB for the each method. These SOMs present improved linearity compared to that without the second harmonic injection because IMD3s are improved by 18. dB and 21 dB for each method.

• Journal of Digital Contents Society
• /
• v.19 no.8
• /
• pp.1603-1615
• /
• 2018

In order to achieve the low complexity and area, power in the design of Optical Image Stabilization (OIS) suitable for the smart phone, this paper presents the following design explorations, such as; optimization of gyroscope sampling rate, simple and accurate gyroscope filters, and reduced operating frequency of motion compensation, optimized bit width in ADC and DAC, evaluation of noise effects due to PWM driving. In experiments of gyroscope sampling frequencies, it is found that error values are unvaried in the frequency above 5KHz. The gyroscope filter is efficiently designed by combining the Fuzzy algorithm, to illustrate the reasonable compensation for the angle and phase errors. Further, in the PWM design, the power consumption of 2MHz driving is shown to decrease up to 50% with respect to the linear driving, and the imaging noises are reduced in the driving frequency above 2MHz driving frequency. The operating frequency could be reduced to 5KHz in controller and 10KHz in driver, respectively, in the motion compensation. For ADC and DAC, the optimized exploration experiments verify the minimum bit width of 11bits in ADC as well as 10bits in DAC without the performance degradation.