• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2014년도 제46회 동계 정기학술대회 초록집
• /
• pp.341.1-341.1
• /
• 2014

In the advanced material for the next generation display device, transparent amorphous oxide semiconductors (TAOS) are promising materials as a channel layer in thin film transistor (TFT). The TAOS have many advantages for large-area application compared with hydrogenated amorphous silicon TFT (a-Si:H) and organic semiconductor TFT. For the reasonable characteristics of TAOS, The a-IGZO has the excellent performances such as low temperature fabrication (R.T~), high mobility, visible region transparent, and reasonable on-off ratio. In this study, we investigated how the electric characteristics and physical properties are changed as various oxygen ratio when magnetron sputtering. we analysis a-IGZO film by AFM, EDS and I-V measurement. decreasing the oxygen ratio, the threshold voltage is shifted negatively and mobility is increasing. Through this correlation, we confirm the effect of oxygen ratio. We fabricated the bottom-gate a-IGZO TFTs. The gate insulator, SiO2 film was grown on heavily doped silicon wafer by thermal oxidation method. a-IGZO channel layer was deposited by RF magnetron sputtering. and the annealing condition is $350^{\circ}C$. Electrode were patterned Al deposition through a shadow mask(160/1000 um).

• Bulletin of the Korean Chemical Society
• /
• 제34권4호
• /
• pp.1035-1038
• /
• 2013

Rolling circle amplification (RCA) of DNA on an aligned-carbon nanotube (a-CNT) surface was electrically interfaced by the a-CNT based filed effect transistor (FET). Since the electric conductance of the a-CNT will be dependent upon its local electric environment, the electric conductance of the FET is expected to give a very distinctive signature of the surface reaction along with this isothermal DNA amplification of the RCA. The a-CNT was initially grown on the quartz wafer with the patterned catalyst by chemical vapor deposition and transferred onto a flexible substrate after the formation of electrodes. After immobilization of a primer DNA, the rolling circle amplification was induced on chip with the a-CNT based FET device. The electric conductance showed a quite rapid increase at the early stage of the surface reaction and then the rate of increase was attenuated to reach a saturated stage of conductance change. It took about an hour to get the conductance saturation from the start of the conductance change. Atomic force microscopy was used as a complementary tool to support the successful amplification of DNA on the device surface. We hope that our results contribute to the efforts in the realization of a reliable nanodevice-based measurement of biologically or clinically important molecules.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제13권1호
• /
• pp.22-27
• /
• 2013

Detailed study on how the plasma process during the sidewall spacer formation suppresses the formation of silicide is done. In non-patterned wafer test, it is found that both fluorocarbon reactive ion etch (RIE) and TEOS plasma-enhanced deposition processes modify the Si surface so that the silicide reaction is chemically inhibited or suppressed. In order to investigate the cause of the chemical modification, we analyze the elements on the silicon surface through Auger Electron Spectroscopy (AES). From the AES result, it is found that the carbon induces chemical modification which blocks the reaction between silicon and nickel. Thus, protecting the surface from the carbon-containing plasma process prior to nickel deposition appears critical in successful silicide formation.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1998년도 하계학술대회 논문집 G
• /
• pp.2515-2517
• /
• 1998

The micro fresnel lens(MFL) was modeled and fabricated on a XY-stage electrostatically driven by comb actuator. The modeled MFL was approximated as a step shape with 4-phase and 4-zone plate. The focal length and diameter of the MFL is 20mm and 912${\mu}m$, respectively. The XY-stage suspending the MFL is designed to generate a large static displacement up to about 20${\mu}m$. On SOI substrates, we first fabricated MFL using the RIE(reactive Ion etching) technology and then patterned and etched bulk silicon to make XY-stage. After the fabrication of all structures on top side of the SOI substrates. $Si_3N_4$ was deposited for passivation of all structures using PECVD(plasma enhanced chemical vapor deposition). All the MFL systems width comb drive actuator were released by KOH etching from the bottom side of the SOI wafer using double-sided alignment technique. In fabrication of MFL, a dry etching conditions is established in order to improve surface roughness and to control the etched depth.

• 한국반도체및디스플레이장비학회:학술대회논문집
• /
• 한국반도체및디스플레이장비학회 2002년도 추계학술대회 발표 논문집
• /
• pp.117-119
• /
• 2002

A semiconductor cleaning technology has been based upon RCA cleaning which consumes vast amounts of chemicals and ultra pure water. This technology hence gives rise to many environmental issues, and some alternatives such as electrolyzed water are being studied. In this work, intentionally contaminated Si wafers were cleaned using the electrolyzed water. The electrolyzed waters were obtained in anode and cathode with oxidation reduction potentials and pH of -1050mV and 4.8, and -750mV and 10.0, respectively. The electrolyzed water deterioration was correlated with $CO_2$ concentration changes dissolved from air. Overflowing of electrolyzed water during cleaning particles resulted in the same cleanness as could be obtained with RCA clean. The roughness of patterned wafer surfaces after EW clean maintained that of as-received wafers. RCA clean consumed about $9\ell$ chemicals, while electrolyzed water clean did only $400m\ell$ HCl or $600m\ell$ $NH_4$Cl to clean 8" wafers in this study. It was hence concluded that electrolyzed water cleaning technology would be very effective for releasing environment, safety, and health(ESH) issues in the next generation semiconductor manufacturing.ring.

• 전기학회논문지
• /
• 제58권5호
• /
• pp.1004-1009
• /
• 2009

Recently, mass spectrometers are widely used for in-situ chemical analysis. It has rapid response and high sensitivity. In this paper, we present the fabrication and test of a cold cathode emitter for micro mass spectrometer using CNTs(Carbon nano tubes). The CNTs have good mechanical, electrical and chemical characteristics. So they have a long life time and strong robustness. The micro mass spectrometer is composed of the glass substrate and the silicon substrate. The glass substrate is constructed by electrodes for TOF(Time-of-flight) which analyze an ion with mass to charge ratio as ion separator. The silicon substrate is highly doped wafer which is patterned for gate electrode and then 100 11m dry etching to grow the CNTs as the electron emitter. The CNTs are grown by HFCVD(Hot filament chemical vapor deposition) with sputtering the catalyst. We successfully attained to grow the CNTs and to test the characteristics.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2001년도 추계학술대회 논문집
• /
• pp.185-188
• /
• 2001

Chemical mechanical polishing(CMP) process is widely used for global planarization of inter-metal dielectric (IMD) layer and inter-layer dielectric (ILD) for deep sub-micron technology. However, as the IMD and ILD layer gets thinner, defects such as micro-scratch lead to severe circuit failure, which affect yield. In this paper, for the improvement of CMP Process, deionized water (DIW) pressure, purified $N_2$ (P$N_2$) gas, slurry filter and high spray bar were installed. Our experimental results show that DIW pressure and P$N_2$ gas factors were not related with removal rate, but edge hot-spot of patterned wafer had a serious relation. Also, the filter installation in CMP polisher could reduce defects after CMP process, it is shown that slurry filter plays an important role in determining consumable pad lifetime. The filter lifetime is dominated by the defects. However, the slurry filter is impossible to prevent defect-causing particles perfectly. Thus, we suggest that it is necessary to install the high spray bar of de-ionized water (DIW) with high pressure, to overcome the weak-point of slurry filter. Finally, we could expect the improvements of throughput, yield and stability in the ULSI fabrication process.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년도 제37회 하계학술대회 논문집 C
• /
• pp.1384-1385
• /
• 2006

Platinum is a candidate of top and bottom electrode in ferroelectric random access memory and dynamic random access memory. High dielectric materials and ferroelectric materials were generally patterned by plasma etching, however, the low etch rate and low etching profile were repoted. We proposed the damascene process of high dielectric materials and ferroelectric materials for patterning process through the chemical mechanical polishing process. At this time, platinum as a top electrode was used for the stopper for the end-point detection as Igarashi model. Therefore, the control of removal rate in platinum chemical mechanical polishing process was required. In this study, an addition of $H_{2}O_{2}$ oxidizer to alumina slurry could control the removal rate of platinum. The removal rate of platinum rapidly increased with an addition of 10wt% $H_{2}O_{2}$ oxidizer from 24.81nm/min to 113.59nm/min. Within-wafer non-uniformity of platinum after chemical mechanical polishing process was 9.93% with an addition of 5wt% $H_{2}O_{2}$ oxidizer.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1996년도 추계학술대회 논문집 학회본부
• /
• pp.425-427
• /
• 1996

New fabrication technique was developed to make three dimensional silicon microstructure with five fold vertical steps through entire wafer thickness. Each step is pre-defined on multiply stacked thermal oxide and silicon nitride (O/N) layers by photolithographies. Multi-stepped silicon microstructure is formed by anisotropic etch in aqueous KOH solution with the patterned nitride film as masking layer. Fabricated microstructure consists of four $16{\mu}m$ thick flexural spring beams, $290{\mu}m$ thick proof mass, mesas for overrange stop with $10{\mu}m$ height from the surface of the proof mass, and the other mesas and V grooves used for assembling this structure to the packaging frame of pendulous servo accelerometer. Using the numerical finite element method (FEM) simulator: ABAQUS, mechanical characteristics of the fabricated microstructure by the developed technique was compared with those of the same structure processed by one step silicon bulk etch followed by oxidation and patterning the etched region.

• 비파괴검사학회지
• /
• 제36권1호
• /
• pp.18-26
• /
• 2016

반도체 산업은 우리나라 주력산업중 하나로 매년 꾸준한 성장세를 보이며 지속적인 성장을 하고 있다. 이러한 반도체 산업에서의 중요한 기술은 소자의 고 집적화이다. 이는 면적당 메모리 용량을 증가시키는 것으로 핵심역할을 하는 것이 바로 포토리소그래피 기술이다. 포토리소그래피란 마스크의 표면에 빛을 쬐어 생기는 그림자를 웨이퍼 상에 인쇄하는 기술이며 반도체 제조공정에서의 가장 중요한 공정이다. 이러한 공정을 통해 나온 패터닝을 분석 시에 폭과 단차의 균일성을 측정한다. 이에 따라 본 논문은 포토리소그래피 공정이 적용된 시험편 패터닝에 폭과 판 사이와의 단차를 투과형 디지털 홀로그래피를 구성하여 측정하고자 한다. 투과형 디지털 홀로그래피 간섭계를 구성하고 시험편에 임의의 9포인트를 설정하여 각 포인트를 측정하고 상용장비인 SEM (scanning electron microscopy)과 alpha step으로 측정한 결과와 비교하고자 한다. 투과형 디지털 홀로그래피는 측정시간이 타 기법에 비에 짧다는 장점과 배율렌즈를 사용하기 때문에 저 배율에서 고 배율로 변경하여 측정할 수 있는 장점을 가지고 있다. 실험 결과로부터 투과형 디지털 홀로그래피가 포토 리소그래피가 적용된 패터닝 측정에 유용한 기술임을 확인할 수 있었다.