• Title/Summary/Keyword: orthogonal complex structure

Search Result 34, Processing Time 0.019 seconds

An optimization framework for curvilinearly stiffened composite pressure vessels and pipes

  • Singh, Karanpreet;Zhao, Wei;Kapania, Rakesh K.
    • Advances in Computational Design
    • /
    • v.6 no.1
    • /
    • pp.15-30
    • /
    • 2021
  • With improvement in innovative manufacturing technologies, it became possible to fabricate any complex shaped structural design for practical applications. This allows for the fabrication of curvilinearly stiffened pressure vessels and pipes. Compared to straight stiffeners, curvilinear stiffeners have shown to have better structural performance and weight savings under certain loading conditions. In this paper, an optimization framework for designing curvilinearly stiffened composite pressure vessels and pipes is presented. NURBS are utilized to define curvilinear stiffeners over the surface of the pipe. An integrated tool using Python, Rhinoceros 3D, MSC.PATRAN and MSC.NASTRAN is implemented for performing the optimization. Rhinoceros 3D is used for creating the geometry, which later is exported to MSC.PATRAN for finite element model generation. Finally, MSC.NASTRAN is used for structural analysis. A Bi-Level Programming (BLP) optimization technique, consisting of Particle Swarm Optimization (PSO) and Gradient-Based Optimization (GBO), is used to find optimal locations of stiffeners, geometric dimensions for stiffener cross-sections and layer thickness for the composite skin. A cylindrical pipe stiffened by orthogonal and curvilinear stiffeners under torsional and bending load cases is studied. It is seen that curvilinear stiffeners can lead to a potential 10.8% weight saving in the structure as compared to the case of using straight stiffeners.

Functional Anatomy of the Temporomandibular Joint and Pathologic Changes in Temporomandibular Disease Progression: A Narrative Review

  • Yeon-Hee Lee
    • Journal of Korean Dental Science
    • /
    • v.17 no.1
    • /
    • pp.14-35
    • /
    • 2024
  • The temporomandibular joint (TMJ) is one of the most unique joints in the human body that orchestrates complex movements across different orthogonal planes and multiple axes of rotation. Comprising the articular eminence of the temporal bone and the condylar process of the mandible, the TMJ integrates five major ligaments, retrodiscal tissues, nerves, and blood and lymph systems to facilitate its function. Cooperation between the contralateral TMJ and masticatory muscles is essential for coordinated serial dynamic functions. During mouth opening, the TMJ exhibits a hinge movement, followed by gliding. The health of the masticatory system, which is intricately linked to chewing, energy intake, and communication, has become increasingly crucial with advancing age, exerting an impact on oral and systemic health and overall quality of life. For individuals to lead a healthy and pain-free life, a comprehensive understanding of the basic anatomy and functional aspects of the TMJ and masticatory muscles is imperative. Temporomandibular disorders (TMDs) encompass a spectrum of diseases and disorders associated with changes in the structure, function, or physiology of the TMJ and masticatory system. Functional and pathological alterations in the TMJ and masticatory muscles can be visualized using various imaging modalities, such as cone-beam computed tomography, magnetic resonance imaging, and bone scans. An exploration of potential pathophysiological mechanisms related to the TMJ anatomy contributes to a comprehensive understanding of TMD and informs targeted treatment strategies. Hence, this narrative review presents insights into the fundamental functional anatomy of the TMJ and pathological changes that evolve with TMD progression.

High Speed 8-Parallel Fft/ifft Processor using Efficient Pipeline Architecture and Scheduling Scheme (효율적인 파이프라인 구조와 스케줄링 기법을 적용한 고속 8-병렬 FFT/IFFT 프로세서)

  • Kim, Eun-Ji;SunWoo, Myung-Hoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.36 no.3C
    • /
    • pp.175-182
    • /
    • 2011
  • This paper presents a novel eight-parallel 128/256-point mixed-radix multi-path delay commutator (MRMDC) FFT/IFFT processor for orthogonal frequency-division multiplexing (OFDM) systems. The proposed FFT architecture can provide a high throughput rate and low hardware complexity by using an eight-parallel data-path scheme, a modified mixed-radix multi-path delay commutator structure and an efficient scheduling scheme of complex multiplications. The efficient scheduling scheme can reduce the number of complex multipliers at the second stage from 88 to 40. The proposed FFT/IFFT processor has been designed and implemented with the 90nm CMOS technology. The proposed eight-parallel FFT/IFFT processor can provide a throughput rate of up to 27.5Gsample/s at 430MHz.

Low-power FFT/IFFT Processor for Wireless LAN Modem (무선 랜 모뎀용 저전력 FFT/IFFT프로세서 설계)

  • Shin Kyung-Wook
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.11A
    • /
    • pp.1263-1270
    • /
    • 2004
  • A low-power 64-point FFT/IFFT processor core is designed, which is an essential block in OFDM-based wireless LAM modems. The radix-2/418 DIF (Decimation-ln-Frequency) FFT algorithm is implemented using R2SDF (Radix-2 Single-path Delay Feedback) structure. Some design techniques for low-power implementation are considered from algorithm level to circuit level. Based on the analysis on infernal data flow, some unnecessary switching activities have been eliminated to minimize power dissipation. In circuit level, constant multipliers and complex-number multiplier in data-path are designed using truncation structure to reduce gate counts and power dissipation. The 64-point FFT/IFFT core designed in Verilog-HDL has about 28,100 gates, and timing simulation results using gate-level netlist with extracted SDF data show that it can safely operate up to 50-MHz@2.5-V, resulting that a 64-point FFT/IFFT can be computed every 1.3-${\mu}\textrm{s}$. The functionality of the core was fully verified by FPGA implementation using various test vectors. The average SQNR of over 50-dB is achieved, and the average power consumption is about 69.3-mW with 50-MHz@2.5-V.