Design of ISL(Intergrated Schottky Logic) for improvement speed using merged transistor (속도 향상을 위한 병합트랜지스터를 이용한 ISL의 설계)
-
- Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
- /
- 1999.05a
- /
- pp.21-25
- /
- 1999