

반응성 이온 식각에 의해 손상된 실리콘의 세정에 관한 연구

논문
7-4-3

A Study on Cleaning Process of RIE Damaged Silicon

이 은 구*, 이 재 갑#, 김 재 정\$
(Eun-Gu Lee, Jae-Gab Lee, Jae-Jeong Kim)

요 약

CHF₃/CH₄/Ar 플라즈마에 의해 형성된 산화막 식각 잔류물의 화학구조와 이 잔류물의 제거를 위한 세정방법을 x-ray photoelectron spectroscopy를 이용하여 조사하였다. 잔류물의 구조는 CF_x-polymer와 Si-C, Si-O 결합으로 이루어진 SiO_yC_z 이었다. CF₄/O₂ 플라즈마에 의한 silicon light etch는 산화막 식각 잔류물인 SiO_yC_z층과 손상된 실리콘 표면을 제거하였으며 NH₄OH-H₂O₂과 HF 용액으로 완전히 제거되는 CF_x-polymer/SiO_x층을 남겼다. 100Å 정도의 silicon light etch는 minority carrier life time과 thermal wave signal 값을 초기 웨이퍼 수준까지 회복시켰으며 접합누설 전류도 거의 습식 식각 공정 수준까지 감소시켰다.

Key Words(중요용어): RIE(반응성 이온식각), Etch anisotropy(식각 이방성), Leakage current(누설전류), Residual layer(잔류층), Post-RIE cleaning(식각후 세정).

I. Introduction

Reactive ion etching(RIE) is widely used for fine line pattern transfer in the manufacture of ultra large scale integration(ULSI) devices. RIE is a particular dry etching technique characterized by the fact that it combines physical sputtering with the chemical etching and offers high etch anisotropy and selectivity. The selectivity of SiO₂ etching over Si etching in CH₄/H₂ plasmas is attributed to fluorocarbon polymer film formation on the Si surface, while the highly anisotropic nature of SiO₂ etching is based on energetic ion bombardment of the etched surface^{1,2)}

For the CF₄/H₂ plasmas, apart from deposition of a thin fluorocarbon/silicon carbide film, near-surface damaged and contaminated layers are

observed³⁻⁵⁾. A large number of studies⁶⁻⁷⁾ have reported the degradation of electrical properties of Si, SiO₂ quality and metal to Si contact resulting from the direct exposure of Si to the reactive plasma. The thermal annealing treatment for post-RIE cleaning have been suggested to remove the RIE residues and the silicon lattice disorder^{8,9)}. However, the thermal annealing treatment could not recover the minority carrier life time of damaged silicon and reduce the junction leakage current. Furthermore, it was found that an oxide growth was retarded on the exposed area in a subsequent thermal oxidation step after the oxide etching using CHF₃/CF₄/Ar plasma.

In this paper we report the structure and chemical composition of an oxide RIE residue on Si substrate when CHF₃/CF₄/Ar plasma was used, and also present a new post-RIE cleaning method which is suitable for deep sub-micron device process.

II. Experimental

Silicon dioxide layers of 2000Å thickness

* : 조선대학교 재료공학과

: 국민대학교 금속재료공학과

\$: 금성일렉트론 (주)

접수일자: 1994년 2월 23일

심사완료: 1994년 4월 7일

were formed by chemical vapor deposition(CVD) on p-type Si(100) wafers, 9-12 ohm cm, pre-cleaned using $\text{NH}_4\text{OH}-\text{H}_2\text{O}_2(\text{SCI})$ and $50\text{H}_2\text{O}-\text{HF}$ (HF) solution. The dry etching experiments were performed in commercially available magnetic enhanced reactive ion etch(MERIE) system using $15\text{CHF}_3/8\text{CH}_4/60\text{Ar}$ plasma. The amount of overetching was varied from normal 10% to 100%. The oxide layer on control sample was completely removed by wet etching in the HF solution.

Post-RIE cleaning steps, either wet or dry-wet cleanings, were applied to removing the oxide etch residue. Three wet cleaning processes were used: $\text{H}_2\text{SO}_4-\text{H}_2\text{O}_2(\text{SPM})$, SCI, and HF. Dry cleanings included O_2 remote plasma ashing (O_2 plasma), ultraviolet/ O_3 ashing(UV/ O_3), and CF_4/O_2 remote plasma(silicon light etch). The flow chart for sample preparation is shown in Fig. 1.




Fig. 1. Process flow chart for sample preparation.

The residual layer was examined using a Perkin-Elmer 5400 x-ray photoelectron spectroscopy(XPS). For electrical evaluation, minority carrier life time and n^+/p junction leakage current were measured using LEO life time measurement and HP4145 semiconductor parameter analyser, respectively. Thermal wave(TW) technique was performed to evaluate a degree of

damage after RIE and post-RIE cleaning. TW signals of samples were measured with a Thermo-Probe Model 200 system.

III. Results and Discussion

Main residual elements by oxide RIE were silicon, carbon, oxygen, and fluorine as shown in Fig. 2. Major bonding states of Si_{2p} in Fig. 2(a) were Si-Si(99.5eV), Si-C(100.2eV), and Si-O(102.5eV). Si-O bond state was different from that of thermal oxide of which typical binding energy is 103.5eV. In C_{1s} peak(b), C-Si(283.4eV), C=O(284.9eV), C-F(287.4eV), C-F₂(290.0eV), and C-F₃(292.5eV) were observed. The last three bonding states were attributed to fluorocarbon (CF_x) polymer. F_{1s} peak (c) at 686eV was hard




Fig. 2. XPS spectra of the oxide etch residue: (a) Si_{2p} peak (b) C_{1s} peak (c) F_{1s} peak

to identify the fluorine bond states in detail due to the highest electronegativity. The Si-O and Si-C bonds seemed to form one compound of SiO_yC_z . The reason why Si-O and Si-C bonds were not interpreted as SiO_2 and SiC, respectively is that the Si-O bond of the etch residue was chemically inert in HF acid so that there was no change in Si_{2p} peaks after HF treatment irrespective of dip time.

In order to examine the structure of residual layers, XPS analysis with various take off angle was carried out. Figure 3 shows that XPS data of Si_{2p} and C_{1s} with different take-off angle. It was found that the Si-O peak rapidly decreased with increasing the take-off angle comparing to Si-C peak, implying that Si-O bond is located toward top surface. The quantitative explanation of y and z in SiO_yC_z is as follows. With increasing the photoelectron take-off angle, the area ratio of Si-C to Si-O increased, which indicated that carbon content increased and oxygen content decreased with depth towards the Si substrate. Table 1 summarizes the dependence of the area ratio of Si-C to Si-O on photoelectron take-off angles. Therefore, the ratio of y to




Fig. 3. XPS spectra with different photoelectron take-off angle: (a) Si_{2p} (b) C_{1s}

z in SiO_yC_z layer was monotonously changing with depth. The value of y/z was maximum at the interface between CF_x -polymer and SiO_yC_z , and minimum at the interface between SiO_yC_z and Si substrate.

When wet cleaning methods were applied, C_{1s} and Si_{2p} peak were found to be unchanged, implying that wet cleaning methods were inactive in removing both the CF_x -polymer and

Table 1. Photoelectron take-off angle dependance of Si-C, Si-O peak(cps) and their ratio (Si-C/Si-O).

Take-off Angle	Si-C (100.2 eV)	Si-O (102.5 eV)	Ratio
20°	30	73	0.411
30°	80	150	0.533
45°	140	250	0.560
60°	306	347	0.862

SiO_yC_z . Since wet cleaning only was ineffective in removing the oxide etch residue, dry and wet cleaning was proposed. Three dry cleaning methods, O_2 plasma, UV/ O_3 , and silicon light etch(CF_4/O_2) were performed. SCI and HF were mainly used for the following wet cleaning process.

Figure 4 shows that XPS data for the samples after dry-wet cleaning treatment. It was found that O_2 plasma and UV/ O_3 had small




Fig. 4. XPS spectra after dry-wet cleanings: (a) O_2 plasma (b) UV/ O_3 (c) silicon light etch.

C-Si bond in C_{1s} peak and Si-O bond in Si_{2p} peak. These cleaning methods almost completely removed fluorocarbon polymer film through oxidation but left the SiO_xC_z unremoved. When only silicon light etch was applied, the residual layer was changed to CF_x -polymer/ SiO_2 , that is, Si-C bond vanished even though the result is not shown. The silicon light etch residue, CF_x -polymer and SiO_2 , was completely removed by SCI and HF dip. The XPS spectrum of wafer at this stage was exactly the same as that of an initial wafer which was just dipped into HF solution. Oxide etch residue was completely removed and no retardation of thermal oxidation was found when silicon light etch followed by SCI and HF dip was applied. This result suggests that SiO_xC_z layer is responsible for blocking further thermal oxidation.

Minority carrier life time value for the sample with different post-RIE cleaning treatment is shown in Fig. 5. Wet cleanings could not recover the damaged surface. Compared with initial minority carrier life time, silicon light etched wafer recovered minority carrier life time most effectively but UV/ O_3 , and O_2 plasma did not recover the etch damage that much.

In order to obtain the proper silicon etch condition, minority carrier life time and thermal wave signal are measured as a function of




Fig. 5. Minority carrier life time of the samples with various post-RIE treatment.

silicon light etch thickness and the results are shown in Fig. 6. It is observed that more than 100Å etched samples have almost the same values of minority carrier life time and thermal wave signal as control sample. This result suggests that 100Å silicon light etch is required to remove RIE residue and damage. Silicon consumption due to silicon light etch should be minimized to maintain surface doping concentration and improve shallow junction characteristics.




Fig. 6. Minority carrier life time and thermal wave signal as a function of silicon light etch thickness.

In order to verify the effect of silicon light etch on the quality of Si substrate, n/p junction with area of $5 \times 10^{-3} \text{cm}^2$ was fabricated and a leakage current was measured. Figure 7 shows that the leakage current for the samples with various amount of overetching and with and without silicon light etch. The junction leakage of control sample shows 4.5nA/pattern at 3.3V. When only wet cleaning was applied for post-RIE cleaning, junction leakage current sharply increases with increasing overetch amount. However, in case of silicon light etch, leakage current is almost independent of overetch amount upto 100%, resulting from the removal of RIE residue and damage.




Fig. 7. Junction leakage current of samples with only wet etching(control) and different RIE overetching(OE) amount with and without silicon light etch(SLE).

IV. Conclusions

The chemical structure of oxide etch residue was found to be CF_x -polymer/ SiO_xC_z . Silicon light etch completely removes RIE residue and damage and leaves CF_x polymer and SiO_2 layer, which is removed by $NH_4OH-H_2O_2$ mixture and $50H_2O-HF$ treatment. The silicon light etch around 100\AA followed by wet cleaning recovered the minority carrier life time and reduced the thermal wave signal and junction leakage current nearly to that of oxide wet etch process. From the consideration of minority carrier life time, thermal wave signal, leakage current and silicon consumption, silicon light etch is suitable for deep sub-micron device process.

Acknowledgments

We would like to thank Ik Nyun Kim for sample preparation. Seon Mee Kim of the Gold-

star Central Research Laboratory is acknowledged for XPS analysis.

References

1. J.W. Coburn, "In situ Auger electron spectroscopy of Si and SiO_2 surface plasma etched in CF_4-H_2 glow discharges", J. Appl. Phys. 50, 5210(1979).
2. M.A. Jaso and G.S. Oehrlein, "Transient fluorocarbon film thickness effects near the silicon dioxide/silicon interface in selective silicon dioxide reactive ion etching", J. Vac. Sci. Technol. A6, 1397(1988).
3. G.J. Coyle, Jr. and G.S. Oehrlein, "Formation of silicon-carbide layer during CF_4/H_2 dry etching of Si", Appl. Phys. Lett. 47, 604 (1985).
4. G.S. Oehrlein, "Rutherford backscattering studies of plasma-etched silicon", J. Appl. Phys. 59, 3053(1986).
5. G.S. Oehrlein, R.M. Tromp, J.C. Tsang, Y.H. Lee, and E.J. Petrillo, "Near-Surface Damage and Contamination after CF_4/H_2 Reactive Ion Etching of Si", J. Electrochem. Soc. 132, 1441 (1985).
6. S.J. Fonash, S. Ashok, and R. Singh, "Effect of Neutral Ion Beam Sputtering and Etching on Silicon", 90, 231(1982).
7. S.W. Pang, D.D. Rathman, D.J. Silversmith, R.W. Mountain, and P.D. DeGraff, "Damage Induced in Si by Ion Milling or Reactive Ion Etching", J. Appl. Phys., 54, 3272(1983).
8. G.S. Oehrlein, C.M. Ranson, S.N. Chakravarti, and Y.H. Lee, "Silicon Near-surface Disorder and Etch Residues Caused by $CClF_3/H_2$ Reactive Ion Etching", Appl. Phys. Lett., 46, 686(1985).
9. G.S. Oehrlein, J.G. Clabes, and P. Spirito, "Investigation of Reactive-Ion-Etching-Related Fluorocarbon Film Deposition onto Silicon and a New Method for Surface Residue Removal", J. Electrochem. Soc. 133, 1002 (1986).

저자소개



이은구

1957년 1월 1일생. 1979년 서울대 공대
요업공학과 졸업. 1981년 한국과학기술
원 재료공학과 졸업(석사). 1991년 한국
과학기술원 재료공학과 졸업(박사).
1981년-84년 한국전자통신연구소 근무.
1984년-92년 금성 일렉트론 책임연구원.

현재 조선대학교 공대 재료공학과 조교수.



이재갑

1954년 3월 31일생. 1977년 서울대 금속
공학과 학사. 1983년 서울대 금속공학과
석사. 1983년-88년 금성사(주). 1985년
-90년 MIT 박사. 1988-93년 금성일렉
트론(주). 1993년-현재 국민대학교 금속
재료과.



김재정

1960년 11월 23일생. 1983년 서울대 공
대 화학공학과 졸업(학사). 1985년 서울
대학원 화학공학과 졸업(석사). 1990년
CARNEGIE MELLON UNIV. DEPT.
CHEM. ENG. 졸업(PhD). 1991년 UNIV.
OF FLORIDA(Post Doc.). 1991년 현재

금성일렉트론 책임연구원.