• Title/Summary/Keyword: matching circuit

Search Result 469, Processing Time 0.023 seconds

Influence of Parasitic Parameters on Switching Characteristics and Layout Design Considerations of SiC MOSFETs

  • Qin, Haihong;Ma, Ceyu;Zhu, Ziyue;Yan, Yangguang
    • Journal of Power Electronics
    • /
    • v.18 no.4
    • /
    • pp.1255-1267
    • /
    • 2018
  • Parasitic parameters have a larger influence on Silicon Carbide (SiC) devices with an increase of the switching frequency. This limits full utilization of the performance advantages of the low switching losses in high frequency applications. By combining a theoretical analysis with a experimental parametric study, a mathematic model considering the parasitic inductance and parasitic capacitance is developed for the basic switching circuit of a SiC MOSFET. The main factors affecting the switching characteristics are explored. Moreover, a fast-switching double pulse test platform is built to measure the individual influences of each parasitic parameters on the switching characteristics. In addition, guidelines are revealed through experimental results. Due to the limits of the practical layout in the high-speed switching circuits of SiC devices, the matching relations are developed and an optimized layout design method for the parasitic inductance is proposed under a constant length of the switching loop. The design criteria are concluded based on the impact of the parasitic parameters. This provides guidelines for layout design considerations of SiC-based high-speed switching circuits.

Design of an Electrically Small Antenna Using Metamaterial Structure (메타물질 구조를 이용한 전기적 소형 안테나의 설계)

  • Lee, Hong-Min
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.3 no.1
    • /
    • pp.24-30
    • /
    • 2010
  • In this paper, a novel electrically small monopole type resonant antenna is proposed. The very short length monopole (${\iota}{\approx}{\lambda}_g/15$ ) acts as a capacitive element and the slot on the ground structure acts as an inductive element, hence the combined system with these two elements thus form an LC resonator. The equivalent circuit model of the antenna structure was used to analysis and qualify the design correctness. Although the proposed antenna has very small size, it shows good performances. The measured maximum gain and radiation efficiency of the fabricated antenna at the frequency of 2.1 GHz was 3.6 dBi and 77.8 %, respectively.

  • PDF

Design of patch antenna combined with slots for smart GPS module (Smart GPS 모듈용 슬롯과 결합된 패치안테나 설계)

  • Jang, Min-Gyu;Lee, Young-Soon;Cho, Dong-Kyun
    • Journal of Advanced Navigation Technology
    • /
    • v.17 no.2
    • /
    • pp.177-182
    • /
    • 2013
  • In this paper, printed antenna which can be applied to a built-in wireless module of the security controller operating at global positioning system(GPS) L1 frequency band(1.575GHz) is proposed. The proposed antenna is basically composed of a microstrip patch antenna with inserting feed. In particular left and right slots which are respectively asymmetric are used for impedance matching, whereas slot with one open-end and shorting point are used on the bottom plane to set operating frequency and enhance bandwidth. It is observed at the desired GPS L1 frequency band that the radiation efficiency and gain of the proposed antenna are 90% and more than 4.8dBi respectively.

Design of Small Antennas with Inductively Coupled Feed Using a Pareto Genetic Algorithm (Pareto 유전자 알고리즘을 이용한 초소형 유도결합 안테나 설계)

  • Cho Chihyun;Choo Hosung;Park Ikmo;Kim Youngkil
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.16 no.1 s.92
    • /
    • pp.40-48
    • /
    • 2005
  • In this paper, we explore the inductively coupled concept and propose a class of electrically small planar antennas. The antennas are optimized using NEC in conjunction with a Pareto GA. These antennas show good efficiency and bandwidth performance without any additional matching network. Several optimized designs are fabricated and measured. We explain the operating principle of these antennas using a simple lumped element circuit model. The proposed antennas are translated as printed lines on Duroid for RFID tag antennas.

A Fault Diagnosis Using System Matrix In Expert System (System matrix를 사용한 고장진단 전문가 시스템)

  • Sim, K.J.;Kim, K.J.;Ha, W.K.;Chu, J.B.;Oh, S.H.
    • Proceedings of the KIEE Conference
    • /
    • 1989.07a
    • /
    • pp.233-236
    • /
    • 1989
  • This paper deals with the expert system using network configuration and input information composed of protective relays and tripped circuit breakers. This system has knowlegebase independent on network dimension because network representation consists of the type of the matrix. Therefore, the knowlege of network representation is simplified, the space of knowlege is reduced, the addition of facts to the knowlege is easy and the expansion of facts is possible. In this paper, the network representation is defined to system matrix. This expert system based on the system matrix diagnoses normal, abnormal operations of protective devices as well as possible fault sections. The brach and bound search technique is used: breadth first technique mixed with depth first technique of primitive PROLOG search technique. This system will be used for real time operations. This expert system obtaines the solution using the pattern matching in working memory without no listing approach for rule control. This paper is written in PROLOG, the A.I. language.

  • PDF

Analysis and Design of Power Divider Using the Microstrip-Slotline Transition in Millimeter-Wave Band (밀리미터파 대역에서의 마이크로스크립-슬롯라인을 이용한 전력분배기의 해석 및 설계)

  • Jeong, Chulyong;Jeong, Jinho;Kim, Junyeon;Cheon, Changyul;Kwon, Youngwoo
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.48 no.6
    • /
    • pp.489-493
    • /
    • 1999
  • In this paper, an analysis of microstrip-slotline transition is performed using a 3D vector Finite Element Method(FEM). Artificial anistropic absorber technique is employed to implement an matching boundary condition in FEM. On the base of the analysis, power divider/combiner is designed. The structure of the power combiner already developed are Branch-line coupler, Rat-race coupler, Wilkinson coupler, Lange coupler, etc. Which are all planar, If the frequency goes up, the coupling efficiency of these planar couplers is decreased on account of skin loss. Especially, in millimeter-wave band, the efficiency of more than two ways combiner is radically reduced, so that application in power amplifier circuit is almost impossible, Microstrip-slotline transition structure is a power combining technique integrated into wave-guide, so that the loss is small and the efficiency is high. Theoretically, we can mount several transistors into the power-combiner. This makes it possible to develop a high power amplifier. The numerically calculated performances of the device that is, we believe, the best are compared to the experimental results in Ka-Band(26.5GHz-40GHz).

  • PDF

Research of PAE and linearity of Power amplifier Using EER and Metamaterial (EER 및 메타구조를 이용한 전력증폭기의 선형성 및 효율 개선)

  • Jung, Du-Won;Seo, Chul-Hun
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.47 no.2
    • /
    • pp.80-85
    • /
    • 2010
  • In this paper, the efficiency of power amplifier has been maximized by the application of EER structure, and the linearity has been improved by using metamaterial structure. This paper has proposed a design of power amplifier in class-F to get the PAE, and to control dynamic power using envelope detector. CRLH structure gets high-linearity by removing harmonics arisen from the mismatching of matching circuit. The PAE and the 3rd order IMD have been improved 5.93 %, 12.83 dB compared with those of conventional Class-F amplifier, respectively.

A High Gain V-band CPW Low Noise Amplifier

  • Kang, Tae-Sin;Sul, Woo-Suk;Park, Hyun-Chang;Park, Hyung-Moo;Rhee, Jin-Koo
    • Proceedings of the IEEK Conference
    • /
    • 2002.07b
    • /
    • pp.1137-1140
    • /
    • 2002
  • A V-band low-noise amplifiers (LNA) based on the Millimeter-wave monolithic integrated circuit (MIMIC) technology were fabricated using high performance 0.1 $\mu\textrm{m}$ $\Gamma$-shaped pseudomorphic high electron mobility transistors (PHEMT's), coplanar waveguide (CPW) structures and the integrated process for passive and active devices. The low-noise designs resulted in a two-stage MIMIC LNA with a high S$\sub$21/ gain of 14.9 dB and a good matching at 60 ㎓. 20 dBm of IP3 and 3.9 dB of minimum noise figure were also obtained from the LNA. The 2-stage LNA was designed in a chip size of 2.3 ${\times}$1.4 mm$^2$by using 70 $\mu\textrm{m}$ ${\times}$2 PHEMT’s. These results demonstrate that a good low-noise performance and simultaneously with a high gain performance is achievable with GaAs PHEMT's in the 60 ㎓ band.

  • PDF

Design of Nonreciprocal Twin-toroidal Ferrite Phase Shifter (비가역성 쌍토로이드 페라이트 변위기 설계)

  • 이기오;김영범;박동철;신용수;김윤명
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.7 no.1
    • /
    • pp.43-52
    • /
    • 1996
  • Nonreciprocal twin-toroid ferrite phase shifter is designed, fabricated, and tested. ABCD matrix method is used to design the phase shifter and to compute its optimum dimen- sions. Quarter-wave two-section impedance matching transformers are utilized in order to match the impedance of the empty guide to that of the ferrite-loaded guide. Driving circuit controls the current needed to drive the phase shifter. Measured insertion loss and VSWR characteristics within the operaring band(9.1GHz ~ 9.5GHz) are less than 1.2dB and 1.15, respectively. After temperature compensation technique is appied to the phase shifter, the measured phase error of the phase shifter is less than $\pm4$ between $-10^{\circ}C\;and\;+60^{\circ}C$.

  • PDF

Design of High Efficiency Class-J mode Power Amplifier using GaN HEMT with Broad-band Characteristic (GaN HEMT를 이용한 광대역 고효율 Class-J 모드 전력증폭기 설계)

  • Kim, Jae-Duk;Kim, Hyoung-Jong;Shin, Suk-Woo;Kim, Sang-Hoon;Kim, Bo-Ki;Choi, Jin-Joo;Kim, Sun-Joo
    • The Journal of The Korea Institute of Intelligent Transport Systems
    • /
    • v.10 no.5
    • /
    • pp.71-78
    • /
    • 2011
  • In this paper, we describe the design and implementation of a high efficiency and broad-band Class-J mode power amplifier using gallium nitride(GaN) high-electron mobility transistor(HEMT). The matching circuit of proposed class-J mode power amplifier for 2nd harmonic impedance designed to provide pure reactance alone. The measurement results show that output power of $40{\pm}1$ dBm, power-added efficiency of 50%, and drain efficiency of 60% for a continuous wave signal at 1.4 to 2.6 GHz.