• 제목/요약/키워드: loop gain

검색결과 638건 처리시간 0.021초

저압 직류 배전용 양극성 DC-DC 컨버터에 관한 연구 (A Study on Bipolar DC-DC Converter for Low Voltage Direct Current Distribution)

  • 이정용;김호성;조진태;김주용;조영훈
    • 전력전자학회논문지
    • /
    • 제24권4호
    • /
    • pp.229-236
    • /
    • 2019
  • This study proposes a DC-DC converter topology of solid-state transformer for low-voltage DC distribution. The proposed topology consists of a voltage balancer and bipolar DC-DC converter. The voltage and current equations are obtained on the basis of switching states to design the controller. The open-loop gain of the controller is achieved using the derived voltage and current equations. The controller gain is selected through the frequency analysis of the loop gain. The inductance and capacitance are calculated considering the voltage and current ripples. The prototype is fabricated in accordance with the designed system parameters. The proposed topology and designed controller are verified through simulation and experiment.

칼라 비데오 프린터의 Paper Feeding 제어 시스템 설계

  • 신용후
    • 전자공학회지
    • /
    • 제18권6호
    • /
    • pp.39-46
    • /
    • 1991
  • 칼라 비데오 프린터의 paper feeding 제어 시스템을 DC motor를 이용하여 설계하였다. 목표 spec을 만족하기 위한 H/W를 구성한 후 digital control 이론을 적용하여 loop gain K를 찾고 위상계와 속도계 gain을 결정하는 방법을 설명하였다. 한편 DC analysis를 통하여 앞에서 결정된 gain으로 설계할 경우 parameter variation에 의해 동작점이 벗어나는 것을 확인하고 system 구성 및 gain 등을 조정하여 동작점의 안정화를 가져올 수 있었다. 또한 DC analysis를 함으로써 부품의 공차를 설계할 수 있었다.

  • PDF

지정된 고유구조를 갖는 선형 시불변 다입출력 시스템의 PID조정기의 설계 (Design of PID regulator for linear time invariant MIMO system with prescribed eigenstructure)

  • 손승걸;전기준
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 1986년도 한국자동제어학술회의논문집; 한국과학기술대학, 충남; 17-18 Oct. 1986
    • /
    • pp.86-89
    • /
    • 1986
  • This paper presents a design methodology for a PID regulator. The parameters of the PID regulator are determined through equivalent structure to the closed-loop system whose feedback gain assigns prescribed eigenvalues of the closed-loop system and minimizes a given performance index.

  • PDF

Design of Planar-Type Modified Folded Loop Antennas

  • Park, Sung-Il
    • Journal of information and communication convergence engineering
    • /
    • 제8권5호
    • /
    • pp.489-492
    • /
    • 2010
  • This paper proposes the planar-type modified monopole antennas of loop structure. This antenna has an opened center of a conventional closed loop structure with an inside-folded terminal of the loop microstrip line. The size of the proposed antenna was minimized by folding the end of the loop. Also, the reactance value has been minimized by increasing capacitances between the coupled microstrip line. Therefore the proposed antenna has been compacted to about 20% from a conventional loop antenna and has increased its efficiency. The proposed antennas have an omni-directional pattern, the antenna gain was 3.67 [dBi] and the bandwidth was 900 MHz (2.6~3.56 GHz) with VSWR$\leq$2 from the simulated and the measured results. The frequency utilization coefficient was 29.9%. These properties could satisfy the S-DMB band.

위성 DMB 대역을 위한 수정된 폴디드 루프 안테나 (Design of Planar Modified Folded Loop Antennas for S-DMB band)

  • 이현진
    • 전기학회논문지P
    • /
    • 제61권1호
    • /
    • pp.1-4
    • /
    • 2012
  • In this paper, the planar type modified folded loop antennas for S-DMB band is proposed. The proposed antenna consisted of opened center of a conventional closed loop and folded terminal of microstrip line to inside loop antenna. The sizes proposed antenna was minimized by folding the terminal of the loop. Also, It was minimized reactance value by increasing capacitances between coupled microstrip line. Therefore the proposed antennas compacted about 20% than a conventional loop antenna and increased efficiency of antenna. The proposed antennas got an omni-directional pattern, the antenna gain was 3.67 [dBi] and the bandwidth was 900 MHz (2.6-3.56 GHz) with VSWR${\leq}$2 from the simulated and the measured results. The frequency utilization coefficient was 29.9 %. These properties could satisfy the S-DMB band.

Compact Microstrip-Fed Square Loop Antenna for DTV Applications

  • Yeo, Junho;Lee, Jong-Ig
    • Journal of information and communication convergence engineering
    • /
    • 제14권4호
    • /
    • pp.222-226
    • /
    • 2016
  • A design method for a compact square loop antenna fed by a microstrip (MS) line for indoor digital television (DTV) applications is proposed. The proposed antenna consists of a square loop, circular sectors, and an MS line. The square loop combined with circular sectors is printed on one side of a substrate, and a $75-{\Omega}$ MS line is printed on the other side. The circular sectors are used as a wideband balun or transition to connect the MS line and the square loop. A prototype of the proposed square loop antenna operating in the DTV band (470-806 MHz) is designed and fabricated on an FR4 substrate. Experimental results show that the proposed antenna has the desired impedance characteristics in the frequency band of 464-1,220 MHz (89.8%) for a voltage standing wave ratio (VSWR) of <2 covering the DTV band, and a broadside gain of 0.8-3.3 dBi in the DTV band.

병렬 피드백을 사용하여 $2.1{\sim}2.5\;GHz$ 대역에서 이득 제어가 가능한 저잡음 증폭기의 설계 (A $2.1{\sim}2.5\;GHz$ variable gain LNA with a shunt feed-back)

  • 황용석;유형준
    • 대한전자공학회논문지SD
    • /
    • 제44권7호통권361호
    • /
    • pp.54-61
    • /
    • 2007
  • 병렬 피드백을 이용하여 이득을 조절할 수 있는 저잡음 증폭기가 설계되었다. 설계된 저잡음 증폭기는 0.18um CMOS 공정으로 설계되었으며, 병렬 피드백은 커플링 캐패시터와 이득 제어 트랜지스터로 구성되어있다. 제안된 이득 제어 방법은 병렬 피드백에 연결된 이득 제어 트랜지스터의 채널 저항을 이용하였다. 측정 결과 $12\;dB{\sim}26.5\;dB$까지 총 38.5 dB의 이득 제어 범위를 가지고 있으며, 측정된 잡음지수는 약 4 dB이다. 소비 전력은 약 13.5mW였다. 측정된 잡음 지수의 경우 시뮬레이션과는 다르게 일반적인 저잡음 증폭기보다 높게 나타났지만, 다른 유사한 기술에 비해 훨씬 큰 동작 범위를 가지는 저잡음 증폭기가 구현하였다.

가속도 되먹임 제어기를 이용한 양단지지보의 능동제어 (Active Control of Clamped Beams Using Acceleration Feedback Controllers)

  • 신창주;홍진숙;정의봉;정상우
    • 한국소음진동공학회:학술대회논문집
    • /
    • 한국소음진동공학회 2010년도 추계학술대회 논문집
    • /
    • pp.101-109
    • /
    • 2010
  • This paper reports active control of clamped beams using acceleration feedback controllers (AF). The equations of motion of clamped beam under force and moment pairs were derived and the equations of AF controllers were formulated. The effect of the parameters - gain and damping ratio - of the AF controllers on the open loop transfer function was investigated mainly in terms of the system stability. Increasing the gain of the AF controller tuned at a mode, the magnitude of the open loop transfer function is increased at all frequencies. The increase of the damping ratio of the AF controller leads to decrease the magnitude of the open loop transfer function and modifies its phase characteristics to be more stable. Three AF controllers connected in parallel were then proposed. Each AF controller is tuned at the $2^{nd}$, $3^{rd}$ and $4^{th}$ modes, respectively. Their parameters were determined to remain the system to be stable based on the results of the parametric study. A significant reduction in vibration at the 3 modes can be obtained.

  • PDF

유전자 알고리듬을 이용한 강인 미동 탐색 제어기의 설계 (Design of a Robust Fine Seek Controller Using a Genetic Algorithm)

  • 이문노;진경복
    • 한국소음진동공학회논문집
    • /
    • 제25권5호
    • /
    • pp.361-368
    • /
    • 2015
  • This paper deals with a robust fine seek controller design problem with multiple constraints using a genetic algorithm. A robust $H\infty$ constraint is introduced to attenuate effectively velocity disturbance caused by the eccentric rotation of the disk. A weighting function is optimally selected based on the estimation of velocity disturbance and the estimated minimum velocity loop gain. A robust velocity loop constraint is considered to minimize the variances of the velocity loop gain and bandwidth against the uncertainties of fine actuator. Finally, a robust fine seek controller is obtained by solving a genetic algorithm with an LMI condition and an appropriate objective function. The proposed controller design method is applied to the fine seek control system of a DVD recording device and is evaluated through the experimental results.

전원사고 시 3상 계통연계 인버터의 전원 전압 고속 검출 방법 (High Speed Grid Voltage Detection Method for 3 Phase Grid-Connected Inverter during Grid Faults)

  • 최형진;송승호;정승기;최주엽;최익
    • 한국태양에너지학회 논문집
    • /
    • 제29권5호
    • /
    • pp.65-72
    • /
    • 2009
  • The new method is proposed to improve high speed detection of grid voltage phase and magnitude during a voltage dip due to a grid faults. Usually, A LPF(Low Pass Filter) is used in the feedback loop of PLL (Phase Locked Loop) system because the measured grid voltage contains harmonic distortions and sensor noises. so, a new design method of the loop gain of the PI -type controller in the PLL system is proposed with the consideration of the dynamics of the LPF. As a result, a better transient response can be obtained with the proposed design method. The LPF frequency and PI controller gain are designed in coordination according to the steady state and dynamic performance requirement. This paper shows the feasibility and the usefulness of the proposed methods through the computer simulation and the lab-scale experiments.