• 제목/요약/키워드: link interface

검색결과 340건 처리시간 0.023초

SCI 연결망의 B-Link 인터페이스 회로 구현 (Implementation of a B-Link Interface Logic for a SCI Interconnect)

  • 한종석;모상만;기안도;한우종
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 1999년도 추계종합학술대회 논문집
    • /
    • pp.412-415
    • /
    • 1999
  • In this paper, we describe an implementation of the B-Link bus interface logic for a directory controller and a remote access cash controller in the SCI-based CC-NUMA multimedia server developed by ETRI . The CC-NUMA multimedia server is composed of a number of Pentium III SHV nodes and a SCI interconnection network. To communicate with remote nodes, each node has a CC-Agent which consists of a processor bus interface(PIF). a directory controller(DC), a remote access cash controller(RC), and two SCI 1ink controllers(LCs). The B-Link bus interface logic is developed for a directory controller and a remote access cash controller in order to communicate with a SCI link controller on a B-Link bus. It consists of a sending master controller a receiving slave controller, and asynchronous data buffers. And It performs a self-arbitration, a data packet transmission, a queue allocation, an early terminal ion. and a cut-through data path.

  • PDF

A Link Layer Design for DisplayPort Interface

  • Jin, Hyun-Bae;Yoon, Kwang-Hee;Kim, Tae-Ho;Jang, Ji-Hoon;Song, Byung-Cheol;Kang, Jin-Ku
    • 전기전자학회논문지
    • /
    • 제14권4호
    • /
    • pp.297-304
    • /
    • 2010
  • This paper presents a link layer design of DisplayPort interface with a state machine based on packet processing. The DisplayPort link layer provides isochronous video/audio transport service, link service, and device service. The merged video, audio main link, and AUX channel controller are implemented with 7,648 LUTs(Loop Up Tables), 6020 register, and 821,760 of block memory bits synthesized using a FPGA board and it operates at 203.32MHz.

A Development of Satellite Communication Link Analysis Tool

  • Ayana, Selewondim Eshetu;Lim, SeongMin;Cho, Dong-Hyun;Kim, Hae-Dong
    • Journal of Astronomy and Space Sciences
    • /
    • 제37권2호
    • /
    • pp.117-129
    • /
    • 2020
  • In a Satellite communication system, a link budget analysis is the detailed investigation of signal gains and losses moving through a channel from a sender to receiver. It inspects the fading of passed on data signal waves due to the process of spreading or propagation, including transmitter and receiver antenna gains, feeder cables, and related losses. The extent of the proposed tool is to make an effective, efficient, and user-friendly approach to calculate link budget analysis. It is also related to the satellite communication correlation framework by building up a graphical interface link analysis tool utilizing STK® software with the interface of C# programming. It provides better kinds of graphical display techniques, exporting and importing data files, printing link information, access data, azimuth-elevation-range (AER), and simulation is also possible at once. The components of the link budget analysis tool include transmitter gain, effective isotropic radiated power (EIRP), free space loss, propagation loss, frequency Doppler shift, flux density, link margin, elevation plot, etc. This tool can be useful for amateur users (e.g., CubeSat developers in the universities) or nanosat developers who may not know about the RF communication system of the satellite and the orbital mechanics (e.g., orbit propagators) principle used in the satellite link analysis.

Design and Analysis of Ethernet Aggregation to XGMII Framing Procedure

  • Kim, You-Jin;Huh, Jae-Doo
    • 한국정보기술응용학회:학술대회논문집
    • /
    • 한국정보기술응용학회 2005년도 6th 2005 International Conference on Computers, Communications and System
    • /
    • pp.331-334
    • /
    • 2005
  • This paper suggests the Ethernet aggregation to XGMII framing procedure (EAXFP) mechanism to economically combine the traffic adaptation technology with the link aggregation method in designing 10 Gigabit Ethernet (10 GbE) interfaces. This design sidesteps the data-loss issues that can result from designing an interface with only one link. The most critical issue in relation to the link aggregation interface is the algorithm used to control frame distribution between the ten ports. The proposed EAXFP mechanism offers an efficient link aggregation method as well as an efficient frame distribution algorithm, which maximize the throughout of the 10 GbE interface. In the experiment and analysis of the proposed mechanism, it was also discovered that the 10 GbE interface that uses the proposed EAXFP mechanism significantly reduced the packet loss rate. When there will be heavy traffic loads come about in the future, the proposed EAXFP mechanism assures an efficient and economical transmission performance on the router system.

  • PDF

VDL (VHF Digital Link) Mode 2 AOA (ACARS Over AVLC) 인터페이스 분석 (The Analysis Report of VDL (VHF Digital Link) Mode 2 AOA (ACARS Over AVLC) Interface.)

  • 김인규;양광직;김태식;성기정
    • 항공우주기술
    • /
    • 제8권2호
    • /
    • pp.41-53
    • /
    • 2009
  • 본 연구는 차세대 항공 데이터 통신시스템(VDL Mode 2) 개발관련 탑재/지상 운용시험장비 및 VME 와 AOA네트워크 간의 인터페이스 (이하 KARI-Wrapper) 설계 부분을 기술하고 있다. 탑재/지상용 KARI-Wrapper 설계사양은 ARINC 618, 620, 622 문서를 바탕으로 분석하였고, 시스템 구성도를 작성하여 각 구성품간의 입출력 인터페이스를 설계하였다. 이러한 시스템 구성도 근거로 상/하향 데이터 송수신에 대한 시험을 수행하여 요구조건을 만족하는지 확인하였다.

  • PDF

전자연동장치와 역정보전송장치간 인터페이스를 위한 데이터링크 프로토콜 성능해석 (Performance Analysis of Data Link Protocol for Interface between EIS and LDTS)

  • Hwang, Jong-Gyu;Lee, Jae-Ho
    • 한국철도학회논문집
    • /
    • 제6권2호
    • /
    • pp.135-141
    • /
    • 2003
  • According to the computerization of railway signaling systems, the interface link between these signaling equipment is also replaced by digital communication channel, expecially communication link for interface between EIS and LDTS, but there are some problems in the present state of railway signaling. First of all, different communication protocol is applied to interface between above two signaling equipment although they have same functions. The other is that the communication protocol currently used in railway field has some unreasonable points such as structure, formation of byte, error correction scheme and etc. To solve these problems, the standard communication protocol for railway signaling is designed. The structure of designed communication protocol and the results of performance analyses are represented in this paper. It will be expected the increase of safety, reliability and efficiency of maintenance of signaling system by using of the designed communication protocol for railway signaling.

효율적인 탐색과 브라우징을 지원하는 하이퍼미디어 시스템의 사용자 인터페이스 설계 (User-interface design of a hypermedia system for effective searching and browsing)

  • 고영곤;최윤철
    • 대한인간공학회지
    • /
    • 제12권1호
    • /
    • pp.75-86
    • /
    • 1993
  • Hypermedia systems allow the retrieval and representation of multimedia in- formation such as text, graphics, image and voice/sound using navigation and browsing mechanisms. In this study we developed a hypermedia system which provides hierarchical group, local map and cluster view for effective navigation in hyperspace. The system also supports hot link, reference link, move-to link and multiple link to browse the multimedia information space effectively. This system has been designed to integrate the navigation, browsing and searching function of the hypermedia system in hyman factor perspective and provides the user-friendly user interface mechanism.

  • PDF

플랜트 4D의 효율적 공정연계체계를 위한 일정 및 도면의 개선된 연계방법론 구축 (Improved Link System of Schedule and 3D Object for Visualizing Effective 4D Model on Plant Project)

  • 강인석;문현석;박서영;윤선미
    • 한국건설관리학회:학술대회논문집
    • /
    • 한국건설관리학회 2006년도 정기학술발표대회 논문집
    • /
    • pp.559-562
    • /
    • 2006
  • 기존의 4D시스템은 하나의 일정에 하나의 3D객체만을 연계하는 1:1링크체계를 활용하고 있으나, 방대한 수의 공정 및 3D Object를 가진 플랜트 시설의 특성을 고려하면 객체정보의 다중선택을 통한 일괄적인 링크체계를 구성할 필요가 있다. 이를 위해 본 연구에서는 플랜트 4D시스템 구축을 위한 개선된 일정 및 도면의 연계방법론으로서 다중객체의 표현방법론 및 양방향 연계방법론을 구성하였으며, 이를 위해 Interface Board 개념을 도입하였다. 즉, 현재 프로젝트에서 다중 링크되는 모든 항목들의 현황관리를 위한 별도의 전문화된 기능을 도입함으로서, 플랜트 4D시스템 구축의 개선된 링크방법론이 될 수 있고, 다중 링크과정에서 발생되는 각종 오류를 감소시킬 수 있을 것으로 기대된다.

  • PDF

MPEG2용 IEEE1394 LINK CHIP SET 개발 기술

  • 이희
    • 정보화사회
    • /
    • 통권129호
    • /
    • pp.42-49
    • /
    • 1999
  • 디지털 비디오의 혁명이 가시화 되면서 가정의 각 Consumer기기들 간의 고속 Digital Interface가 요구되어져 왔다. 이러한 요구의 예는 MPEG-2 Transport Stream을 이용한 Set-Top Bx, Digital Television, DVCR 또는 Camcorder간의 Interface와 Interactive Games, Computers 및 주변기기간의 Control/Data Interface를 포함하고 있다. 엄밀히 말해 Data의 일반적인 전송을 지원하는 Interface가 요구되어지며, IEEE1394 Standard는 이에 대한 최적의 Solution을 제공해 준다. 본 기술은 IEEE1394를 기반으로 MPEG-2 Transport Stream을 주고받을 수 있는 방법을 제공하기 위한 Hardware를 개발하는 기술인 MPEG2용 IEEE1394 Link Chip Set 개발 기술에 대하여 설명한다.

  • PDF