• Title/Summary/Keyword: intel

Search Result 452, Processing Time 0.028 seconds

DTV 수신기와 데이터 방송

  • 양범진
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 1999.11a
    • /
    • pp.141-146
    • /
    • 1999
  • 1 특징 현실적인 Solution 이다. C Content 제작이 용이하다. 방송 매체에 혹립적이다. 단말기 가격 부담이 적다. 2 규격 DASE에 포함월 가능성이 높다, 3 관련 활동 각종 Promotion LG: ATVEF 3Q Adopter Meellng 시 연 K KE Show시연PBS 시연 Intel의 CDI(Center for Datacasting Innovation) Facility 시연

  • PDF

An embedded vision system based on an analog VLSI Optical Flow vision sensor

  • Becanovic, Vlatako;Matsuo, Takayuki;Stocker, Alan A.
    • Proceedings of the Korea Society of Information Technology Applications Conference
    • /
    • 2005.11a
    • /
    • pp.285-288
    • /
    • 2005
  • We propose a novel programmable miniature vision module based on a custom designed analog VLSI (aVLSI) chip. The vision module consists of the optical flow vision sensor embedded with commercial off-the-shelves digital hardware; in our case is the Intel XScale PXA270 processor enforced with a programmable gate array device. The aVLSI sensor provides gray-scale imager data as well as smooth optical flow estimates, thus each pixel gives a triplet of information that can be continuously read out as three independent images. The particular computational architecture of the custom designed sensor, which is fully parallel and also analog, allows for efficient real-time estimations of the smooth optical flow. The Intel XScale PXA270 controls the sensor read-out and furthermore allows, together with the programmable gate array, for additional higher level processing of the intensity image and optical flow data. It also provides the necessary standard interface such that the module can be easily programmed and integrated into different vision systems, or even form a complete stand-alone vision system itself. The low power consumption, small size and flexible interface of the proposed vision module suggests that it could be particularly well suited as a vision system in an autonomous robotics platform and especially well suited for educational projects in the robotic sciences.

  • PDF

Methods for Improving Portability of RTiK to Real-time Performance on Linux-based Systems (리눅스 기반 실시간 성능 제공 RTiK의 이식성 향상을 위한 방법)

  • Lee, Sang-Gil;Lee, Jeong-Guk;Lee, Cheol-Hoon
    • The Journal of the Korea Contents Association
    • /
    • v.20 no.8
    • /
    • pp.54-64
    • /
    • 2020
  • RTiK-Linux is a method to provide real-time performance to Linux, it is controlled by directly accessing hardware registers to implement time tick interrupts. It implemented on x86 Intel and ARM based Exynoss 5422, but it had a disadvantage that it could not be ported to both fragmented other platform environments. In this paper, We change structure of time tick interrupt for improve po rtability so that it can operate on other platforms. We apply high-resolution timers that are independent of hardware, and modify operating structure to task and event to satisfy time determinism. It was confirmed that the improved RTiK-Linux works well in x86 and various ARM AP environments.

Design of Mobile Telemedicine System using RFID based on Embedded Linux (임베디드 리눅스 환경에서 RFID 기반의 Mobile Telemedicine System 구현)

  • Yun, Chan-Young
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2006.05a
    • /
    • pp.479-482
    • /
    • 2006
  • Mobile Telemedicine uses common technologies that provide a conduit for information exchange between physicians nurses and patients. In addition to patient records, medical professionals will obtain vital signs and other reference data through Ubiquitous Sensor networks(USN). In this paper about a design and implementation of RFID reader platform that received RFID tag information from patients tags, transmit the data to SBC(Single board computer) based on Intel PXA255 ARM CPU and SBC transmit the data to MySQL server in hospital using by Wireless Internet. his system that based on Embedded Linux is composed of RFID module, ARM processor, RS-232 interface, and Wireless LAN. This paper also provides a brief overview and concept of RFID reader, and proposes the design and implementations of the RFID reader platform used QT and MySQL based on Embedded Linux.

  • PDF

Optimization of MPEG-4 AAC Codec on PDA (휴대 단말기용 MPEG-4 AAC 코덱의 최적화)

  • 김동현;김도형;정재호
    • The Journal of the Acoustical Society of Korea
    • /
    • v.21 no.3
    • /
    • pp.237-244
    • /
    • 2002
  • In this paper we mention the optimization of MPEG-4 VM (Moving Picture Expert Group-4 Verification Model) GA (General Audio) AAC (Advanced Audio Coding) encoder and the design of the decoder for PDA (Personal Digital Assistant) using MPEG-4 VM source. We profiled the VMC source and several optimization methods have applied to those selected functions from the profiling. Intel Pentium III 600 MHz PC, which uses windows 98 as OS, takes about 20 times of encoding time compared to input sample running time, with additional options, and about 10 times without any option. Decoding time on PDA was over 35 seconds for the 17 seconds input sample. After optimization, the encoding time has reduced to 50% and the real time decoding has achieved on PDA.

Power Distribution Network Modeling using Block-based Approach

  • Chew, Li Wern
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.20 no.4
    • /
    • pp.75-79
    • /
    • 2013
  • A power distribution network (PDN) is a network that provides connection between the voltage source supply and the power/ground terminals of a microprocessor chip. It consists of a voltage regulator module, a printed circuit board, a package substrate, a microprocessor chip as well as decoupling capacitors. For power integrity analysis, the board and package layouts have to be transformed into an electrical network of resistor, inductor and capacitor components which may be expressed using the S-parameters models. This modeling process generally takes from several hours up to a few days for a complete board or package layout. When the board and package layouts change, they need to be re-extracted and the S-parameters models also need to be re-generated for power integrity assessment. This not only consumes a lot of resources such as time and manpower, the task of PDN modeling is also tedious and mundane. In this paper, a block-based PDN modeling is proposed. Here, the board or package layout is partitioned into sub-blocks and each of them is modeled independently. In the event of a change in power rails routing, only the affected sub-blocks will be reextracted and re-modeled. Simulation results show that the proposed block-based PDN modeling not only can save at least 75% of processing time but it can, at the same time, keep the modeling accuracy on par with the traditional PDN modeling methodology.

Design of Gas Classifier Based On Artificial Neural Network (인공신경망 기반 가스 분류기의 설계)

  • Jeong, Woojae;Kim, Minwoo;Cho, Jaechan;Jung, Yunho
    • Journal of IKEEE
    • /
    • v.22 no.3
    • /
    • pp.700-705
    • /
    • 2018
  • In this paper, we propose the gas classifier based on restricted column energy neural network (RCE-NN) and present its hardware implementation results for real-time learning and classification. Since RCE-NN has a flexible network architecture with real-time learning process, it is suitable for gas classification applications. The proposed gas classifier showed 99.2% classification accuracy for the UCI gas dataset and was implemented with 26,702 logic elements with Intel-Altera cyclone IV FPGA. In addition, it was verified with FPGA test system at an operating frequency of 63MHz.

A Study for Improving the Computing Speed of FFT Using 16bit Microcomputer (16비트 마이크로 컴퓨터를 사용한 FFT 연산속도 향상에 관한 연구)

  • Kim, Seok-Jae;Ji, Seok-Geun;Kim, Cheon-Deok
    • Journal of the Korean Society of Fisheries and Ocean Technology
    • /
    • v.26 no.1
    • /
    • pp.101-108
    • /
    • 1990
  • The processing efficiency of the special purpose hardware which is designed and implemented for the FFT caculation was investigated in this paper. This hardware equipment was consisted of LSI chips of four high speed multiplier and adde $r_stractor, and was interfaced with the 16bit microcomputer(NEC PC-9801E). The FFT processing time by this hardware equipment was improved approximately 4.8 times by the co-processor(Intel C8087-3).3).

  • PDF