1 |
L. W. Chew, "Design and Analysis of Power Delivery Network in a SoC: A Review", Proceeding of International Conference on Electronics Packaging, ICEP, Apr., (2012).
|
2 |
M. Swaminathan, E. Engin, "Power Integrity Modeling and Design for Semiconductors and Systems", Ed. 1, Prentice Hall Modern Semiconductor Design Series, Nov., (2007).
|
3 |
C. Wang and etc., "An Efficient Approach for Power Delivery Network Design With Closed-Form Expressions for Parasitic Interconnect Inductances", IEEE Transactions on Advanced Packaging, May, 29(2), (2006).
|
4 |
B. Amelifard, M. Pedram, "Design of an efficient power delivery network in an soc to enable dynamic power management", ACM/IEEE International Symposium on Low Power Electronics and Design, Aug., 328, (2007).
|
5 |
Synopsys - SPICE Simulation Tool. http://www.synopsys.com/Tools/Verification/AMSVerification/CircuitSimulation/ HSPICE/Pages/default.aspx. Last accessed: Feb. (2013).
|
6 |
M. Popovich and E. G. Friedman, "Noise coupling in multivoltage power distribution systems with decoupling capacitors", Proc. IEEE Int. Symp. Circuits Syst., I, 620, (2005).
|
7 |
J. L Knighten, B. Archambeault, J. Fan, et al., "PDN Design Strategies: I. Ceramic SMT Decoupling Capacitors ? What Values Should I Choose?", IEEE EMC Society Newsletter, Fall., 34 (2005).
|
8 |
L. W. Chew, "The Effect of Higher Order Model Decoupling Capacitors in the Design of a Power Delivery Network", Proceeding of 4th Asia Symposium on Quality Electronic Design, ASQED, Jul., 117, (2012).
|