• Title/Summary/Keyword: high speed ADC

Search Result 123, Processing Time 0.025 seconds

Adaptive Digital Background Gain Mismatch Calibration for Multi-lane High-speed Serial Links

  • Lim, Hyun-Wook;Kong, Bai-Sun;Jun, Young-Hyun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.15 no.1
    • /
    • pp.96-100
    • /
    • 2015
  • Adaptive background gain calibration loop for multi-lane serial links is proposed. In order to detect and cancel gain mismatches between lanes, a single digital loop using a ${\sum}{\Delta}$ ADC is employed, which provides a real-time adaptation of gain variations and is shared among all lanes to reduce power and area. Evaluation result showed that gain mismatches between lanes were well calibrated and tracked, resulting in timing budget at $10^{-6}$ BER increased from 0.261 UI to 0.363 UI with stable loop convergence.

A frequency offset estimation and compensation algorithm for high speed modem (고속 광대역 모뎀의 주파수 오프셋 추정 및 보상 알고리즘)

  • Kim, Do-Hoon;Cho, Jin-Woong;Lee, Chung-Yong
    • Proceedings of the KAIS Fall Conference
    • /
    • 2010.11a
    • /
    • pp.225-227
    • /
    • 2010
  • 본 논문은 OFDM 방식의 고속 광대역 모뎀의 주파수 오프셋을 추정하고 보상하는 알고리즘에 관한 것이다. 설계된 주파수 오프셋 추정 및 보상 알고리즘은 프리앰블 구간에서 초기 CFO(carrier frequency offset)를 추정 및 보상하고, 데이터 전송구간에도 잔류 CFO를 추정하고 보상하도록 동작한다. 초기 CFO보상은 시간축에서 동작하고, 잔류 CFO 보상은 FEQ 뒤에서 파일럿 캐리어의 정보를 이용하여 이루어진다. 잔류 주파수 오프셋을 보상할 때에는 ADC/DAC의 SFO(sampling frequency offset)도 추정하여 잔류 CFO와 동시에 보상하게 된다.

  • PDF

Realization of Readout Circuit Through Integrator to Average MCT Photodetector Signals of Noncontact Chemical Agent Detector (비접촉 화학작용제 검출기의 MCT 광검출기를 위한 적분기 기반의 리드아웃 회로 구현)

  • Park, Jae-Hyoun
    • Journal of Sensor Science and Technology
    • /
    • v.31 no.2
    • /
    • pp.115-119
    • /
    • 2022
  • A readout circuit for a mercury-cadmium-telluride (MCT)-amplified mid-wave infrared (IR) photodetector was realized and applied to noncontact chemical agent detectors based on a quantum cascade laser (QCL). The QCL emitted 250 times for each wavelength in 0.2-㎛ steps from 8 to 12 ㎛ with a frequency of 100 kHz and duty ratio of 10%. Because of the nonconstant QCL emission power during on-duty, averaging the photodetector signals is essential. Averaging can be performed in digital back-end processing through a high-speed analog-to-digital converter (ADC) or in analog front-end processing through an integrator circuit. In addition, it should be considered that the 250 IR data points should be completely transferred to a PC during each wavelength tuning period of the QCL. To average and minimize the IR data, we designed a readout circuit using the analog front-end processing method. The proposed readout circuit consisted of a switched-capacitor integrator, voltage level shifter, relatively low-speed analog-to-digital converter, and micro-control unit. We confirmed that the MCT photodetector signal according to the QCL source can be accurately read and transferred to the PC without omissions.

A Study on Signal Analysis of the Data Aquisition System for Photosensor (데이터 획득장치에 이용되는 포토센서에 대한 DAS의 신호분석연구)

  • Hwang, InHo;Yoo, Sun Kook
    • Journal of rehabilitation welfare engineering & assistive technology
    • /
    • v.10 no.3
    • /
    • pp.237-242
    • /
    • 2016
  • The major advantage of slip-ring technology in Spiral CT is that it facilitates continuous rotation of the x-ray tube, so that volume data can be acquired from a patient quickly. Not only for such a fast scan, but also for the dose reduction purpose, high signal-to-noise ratio and fast data acquisition system is required. In this study, we have built a multi-channel photodetector and multi-channel data acquisition system for CT application. The detector module consisted of CdWO4 crystal and Si photodiode in 16 channels. For the performance test of the preamplifier stage, both the transimpedance and switched integrator types are optimized for the photodetector modules. Switched integrator showed better noise performance in the limited bandwidth which is suitable for the current CT application. The control sequence for data acquisition and 20 bit ADC is designed with VHDL(Very High Speed Integrated Circuit Hardware Description Language) and implemented on FPGA(Field Programmable Gate Array) chip. Our Si photodiode detector module coupled to CdWO4 crystal showed comparable signal with other commercially available photodiode for CT. Switched integrator type showed higher SNR but narrower bandwidth compared to transimpedance preamplifier. Digital hardware is designed by FPGA, so that the control signal could be redesigned without hardware alteration.

Dual Sensing with Voltage Shifting Scheme for High Sensitivity Touch Screen Detection (고감도 터치스크린 감지를 위한 양방향 센싱과 전압쉬프팅을 이용한 센싱 기법)

  • Seo, Incheol;Kim, HyungWon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.4
    • /
    • pp.71-79
    • /
    • 2015
  • This paper proposes a new touch screen sensing method that improves the drawback of conventional single-line sensing methods for mutual capacitance touch screen panels (TSPs). It introduces a dual sensing and voltage shifting method, which reduces the ambient noise effectively and enhances the touch signal strength. The dual sensing scheme reduces the detection time by doubling the integration speed using both edges of excitation pulse signals. The voltage shifting method enhances the signal-to-noise ratio (SNR) by increasing the voltage range of integrations, and maximizing the ADC's input dynamic range. Simulation and experimental results using a commercial 23" large touch screen show an SNR performance of 43dB and a scan rate 2 times faster than conventional schemes - key properties suited for a large touch screen panels. We implemented the proposed method into a TSP controller chip using Magnachip's CMOS 0.18um process.

Eliminating Method of Estimated Magnetic Flux Offset in Flux based Sensorless Control of PM Synchronous Motor using High Pass filter with Variable Cutoff Frequency (모터 운전 주파수에 동기화된 차단주파수를 갖는 HPF(High pass filter)를 적용한 영구자석 동기전동기의 자속기반 센서리스 제어의 추정 자속 DC offset 제거 기법)

  • Kang, Ji-Hun;Cho, Kwan-Yuhl;Kim, Hag-Wone
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.20 no.3
    • /
    • pp.455-464
    • /
    • 2019
  • The sensorless control based on the flux linkage of PM synchronous motors has excellent position estimation characteristics at low speeds. However, a limitation arises because the integrator of flux estimator is saturated by the DC offset generated during the analog to digital conversion(ADC) process of the measured current. In order to overcome this limitation, HPF with a low cutoff frequency is used. However, the estimation performance is deteriorated (Ed- the verb deteriorate already includes the meaning of 'problem') at high speed due to the low cutoff frequency, and increasing the cutoff frequency of the HPF induces further problems of phase leading and initial starting failure at low speeds. In this paper, the cutoff frequency of HPF was synchronized to the operation frequency of the motor: at low speeds the cutoff frequency was set to low in order to reduce the phase leading of the estimated flux, and at high speeds it was set to high to raise the DC offset removal performance. As a result, the operating range was increased by 200%. Furthermore, a phase compensation algorithm is proposed to reduce the phase leading of the HPF to less than 1.5 degrees over the full operating range. The proposed sensorless control algorithm was verified by experiment with a PM synchronous motor for a washing machine.

An Architecture of Reconfigurable Transceiver for OFDM/TDD based Portable Internet Service System

  • Jung Jae Ho;Kim Jun Hyung;Kim Sung Min;Choi Hyun Chul;Lee Kwang Chun
    • Proceedings of the IEEK Conference
    • /
    • 2004.08c
    • /
    • pp.667-670
    • /
    • 2004
  • In this paper, we have presented the improved IF transceiver architecture and the implementation and experimental results on re-configurable transceiver based on digital IF for multiple wideband OFDM/TDD base stations for high-speed portable internet-service in which is issued Korea. The implemented IF transceiver has been designed to support multiple frequency allocations and multiple standards by only modifying the programmable software not its hardware like as the software-defined-radio concept. Also, the digital complex quadrature modulation technique has been used for the digital IF transmitter, which is able to combine multiple frequency bands in digital processing block not RF block and to reject the image frequency signals. And the bandpass sampling technique has been used for the digital IF receiver to reduce the sampling rate of ADC. This paper has shown the experiment results on the frequency response and constellation on the base-station implemented using the modified IEEE 802.16a/e physical layer channel structure based on OFDM/TDD.

  • PDF

Multi-Channel Data Acquisition System Design for Spiral CT Application

  • Yoo, Sun-Won;Kim, In-Su;Kim, Bong-Su;Yun Yi;Kwak, Sung-Woo;Cho, Kyu-Sung;Park, Jung-Byung
    • Proceedings of the Korean Society of Medical Physics Conference
    • /
    • 2002.09a
    • /
    • pp.468-470
    • /
    • 2002
  • We have designed X-ray detection system and multi-channel data acquisition system for Spiral CT application. X-ray detection system consists of scintillator and photodiode. Scintillator converts X-ray into visible light. Photodiode converts visible light into electrical signal. The multi-channel data acquisition system consists of analog, digital, master and backplane board. Analog board detects electrical signal and amplifies signal by 140dB. Digital board consists of MUX(Multiplex) which routes multi-channel analog signal to preamplifier, and ADC(Analog to Digital Converter) which converts analog signal into digital signal. Master board supplies the synchronized clock and transmits the digital data to image reconstructor. Backplane provides electrical power, analog output and clock signal. The system converts the projected X-ray signal over the detector array with large gain, samples the data in each channel sequentially, and the sampled data are transmitted to host computer in a given time frame. To meet the timing limitation, this system is very flexible since it is implemented by FPGA(Field Programmable Gate Array). This system must have a high-speed operation with low noise and high SNR(signal to noise ratio), wide dynamic range to get a high resolution image.

  • PDF

Implementation of Cell Voltage Monitoring System for Monitoring Multi-channel Battery (고속 다채널 배터리 모니터링을 위한 CVM 시스템의 구현)

  • Lee, Kyung-Ryang;Cho, Seung-Il;Yeon, In-Chol;Kim, Seong-Kweon
    • Journal of Satellite, Information and Communications
    • /
    • v.8 no.3
    • /
    • pp.15-19
    • /
    • 2013
  • Lithium-ion batteries have been used for high density energy storage system due to the features such as low self-discharge rate. And the unit cell battery with the voltage less than 4V is recommended to use the series connections for a high voltage charger. When batteries are charged or discharged with series connection, there may be an explosion or degradation of unit cell battery owing to undistributed internal resistance of cell battery. therefore, the voltages of unit cell batteries should be monitored to prevent an overcharging and a deep discharging. This paper introduces the implementation of CVM (Cell Voltage Monitoring) system that can transmit the 12 channel's information including voltages and temperatures with the 12-bits resolutions and the transmission speed of 192 kbps.

A Study on the Implementation of Digital Radio Frequency Memory (디지털 고주파 메모리 구현에 관한 연구)

  • You, Byung-Sek;Kim, Young-Kil
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.9
    • /
    • pp.2164-2170
    • /
    • 2010
  • Digital Radio Frequency Memory, ( as DRFM ), is a device with the ability to restore output to the input RF signal in the required time after storing the incoming RF signals. Therefore DRFM is widely used in Jammer, EW Simulator, Target Echo Generator, and so on. This paper proposes its hardware implementation composed with the high frequency part and the digital processing part consisting of RF input/output module and local oscillator module. It is also proposed the replicated signal generation method which is consisted of the Analog-Digital conversion in the form of pulsed RF signal quantization, and FPGA to save and produce the playback signal, and RF signals to produce a Digital-Analog Conversion in the digital processing unit. This proposed scheme applied to test board and confirmed the validity of the proposed scheme through the test results obtained by the simulated input signals.