• 항공우주시스템공학회지
• /
• 제3권2호
• /
• pp.31-38
• /
• 2009

COMS On-board FDIR(Failure Detection, Isolation and Recovery) functions are implemented on the on-board software to satisfy the autonomy and failure tolerance requirements. This paper presents concepts of COMS Failure Management with hierarchical layers and addresses the characteristics of the FDIR layer from low level to high level. It is aimed at giving the reader the understanding how the COMS FDIR was designed and how works. It first recalls what are the system level applicable requirements, which are based on the COMS mission requirements. Then it describes the philosophy and structure of the FDIR and subsequently breaks it down into the several FDIR layers. It could be used as an important and useful reference of the information to design and develop an automatic FDIR mechanism in the future.

• Journal of the Korean Data and Information Science Society
• /
• 제26권6호
• /
• pp.1513-1521
• /
• 2015

Selecting relevant variables for a statistical model is very important in regression analysis. Recently, variable selection methods using a penalized likelihood have been widely studied in various regression models. The main advantage of these methods is that they select important variables and estimate the regression coefficients of the covariates, simultaneously. In this paper, we propose a simple procedure based on a penalized h-likelihood (HL) for variable selection in Poisson hierarchical generalized linear models (HGLMs) for correlated count data. For this we consider three penalty functions (LASSO, SCAD and HL), and derive the corresponding variable-selection procedures. The proposed method is illustrated using a practical example.

• Journal of Electrical Engineering and information Science
• /
• 제2권6호
• /
• pp.74-81
• /
• 1997

Xcent-Net is a new system network designed to support a clustered SMP called SPAX(Scalable Parallel Architecture based on Xbar) that is being developed by ETRI. It is a duplicated hierarchical crossbar network to provide the connections among 16 clusters of 128 nodes. Xcent-Net is designed as a packet switched, virtual cut-through routed, point-to-point network. Variable length packets contain up to 64 bytes of data. The packets are transmitted via full duplexed, 32-bit wide channels using source synchronous transmission technique. Its plesiochronous clocking scheme eliminates the global clock distribution problem. Two level priority-based round-robin scheme is adopted to resolve the traffic congestion. Clear-to-send mechanism is used as a packet level flow control scheme. Most of functions are built in Xcent router, which is implemented as an ASIC. This paper describes the architecture and the functional features of Xcent-Net and discusses its implementation.

• 대한기계학회:학술대회논문집
• /
• 대한기계학회 2001년도 춘계학술대회논문집B
• /
• pp.325-329
• /
• 2001

This paper addresses a control architecture for the hospital service robot, SmartHelper. With a sensing-reasoning-acting paradigm, the deliberation takes place at planning layer while the reaction is dealt through the parallel execution of operations. Hence, the system presents both a hierarchical and an heterarchical decomposition, being able to show a predictable response while keeping rapid reactivity to the dynamic environment. The deliberative controller accomplishes four functions which are path generation, selection of navigation way, command and monitoring. The reactive controller uses fuzzy and potential field method for robot navigation. Through simulation under a virtual environment IGRIP, the effectiveness of the control architecture is verified.

• 한국해양공학회지
• /
• 제13권1호통권31호
• /
• pp.11-17
• /
• 1999

A three dimensional finite element generation code has been developed attaching simple blocks. Block can be either a quadrature or a cube depending on the dimension of a subject considered. Finite element serendipity basis functions are employed to map elements between the computational domain and the physical domain. Elements can be generated with wser defined progressive ratio for each block. For blocks to be connected properly, a block should have a consistent numbering scheme for vertices, side nodes, edges and surfaces. In addition the edge information such as the number of elements and the progressive ratio for each direction should also be checked for interfaces to have unique node numbers. Having done so, user can add blocks with little worry about the orientation of blocks, Since the present the present code has been written by a Visual Basic language, it can be developed easily for a user interactive manner under a Windows environment.

• 항공우주기술
• /
• 제7권1호
• /
• pp.183-193
• /
• 2008

본 논문은 KSLV-I 상단부에 대한 고장모드 분석 결과와 시스템 수준의 비행시험 신뢰도 모델을 기술한다. 먼저, KSLV-I 상단부의 14개의 주요 기능과 비행시험 임무 프로파일을 분석하고, 기능 분석 결과와 임무 구간별 수행 기능 목록을 바탕으로 시스템 체계에 따른 상단부의 고장모드 계층 구조와 시스템 수준의 비행시험 신뢰도 모델을 구성한다.

• 대한전자공학회논문지TC
• /
• 제46권6호
• /
• pp.26-36
• /
• 2009

에드혹 네트워크는 통신기반 없이 일반 단말 만으로 자가 구성되며 단말 간 다중 흡 방식으로 패킷을 전송한다. 이러한 에드혹 네트워크는 광범위한 지역에 대한 적용이 어렵다. 이는 인접 단말 간 채널 접근 경쟁 및 단일 인터페이스로 인한 송, 수신 지연, 그리고 네트워크 전반에 걸친 방송메시지 전송으로 발생하는 자원 소모는 전반적 네트워크 전송률이 저하시키며 이는 결국 네트워크의 확장성을 제한하기 때문이다. 본 논문에서는 이와 같은 에드혹 네트워크의 확장성 저하 문제를 해결하기 위하여 상위 고정된 인프라를 기반으로 한 메쉬 네트워크와 하위 에드혹 단말들의 기존 메쉬 네트워크가 계층적으로 혼합된 확장성 있는 메쉬 네트워크 구조를 제안한다. 또한 제안된 메쉬 네트워크가 실 환경 네트워크에 구축되어 에드혹 단말이 아닌 일반단말의 메쉬 네트워크 수용 방안 및 외부 네트워크와의 연동을 위한 방안들을 제안한다.

• Journal of the Korean Data and Information Science Society
• /
• 제27권2호
• /
• pp.499-510
• /
• 2016

생존분석 회귀모형에서 적절한 변수를 선택하는 것은 매우 중요하다. 본 논문에서는 "frailtyHL" R 패키지 (Ha 등, 2012)를 기반으로 하여 다수준 프레일티 모형 (multi-level frailty models)에서 벌점화 변수선택 방법 (penalized variable-selection method)의 절차를 소개한다. 여기서 모형 추정은 벌점화 다단계 가능도에 기초하며, 세 가지 벌점 함수 (LASSO, SCAD 및 HL)가 고려된다. 개발된 방법의 예증을 위해 벨기에 EORTC (European Organization for Research and Treatment of Cancer; 유럽 암 치료기구)에서 수행된 다국가/다기관 임상시험 자료를 이용하여 세 가지 변수 선택 방법의 결과를 비교하고, 그 결과들의 상대적 장 단점에 대해 토론한다. 특히, 자료 분석 결과에 의하면 SCAD와 HL방법이 LASSO보다 중요한 변수를 잘 선택하는 것으로 나타났다.

• Asian Pacific Journal of Cancer Prevention
• /
• 제16권4호
• /
• pp.1361-1365
• /
• 2015

Background: We aimed to discover potential gene biomarkers for gastric cancer (GC) diagnosis. Materials and Methods: Genechips of 10 GC tissues and 10 gastric mucosa (GM, para-carcinoma tissue, normal control) tissues were generated using an exon array of Affymetrix containing 30,000 genes. The differentially expressed genes (DEGs) between GC tissues and normal control were identified by the Limma package and analyzed by hierarchical clustering analysis. Gene ontology (GO) and pathway enrichment analyses were performed for investigating the functions of DEGs. Receiver operating characteristics (ROC) analysis was performed to measure the effects of biomarker candidates for diagnosis of GC. Results: Totals of 896 up-regulated and 60 down-regulated DEGs were identified to be differentially expressed between GC samples and normal control. Hierarchical clustering analysis showed that DEGs were highly differentially expressed and most DEGs were up-regulated. The most significantly enriched GO-BP term was revealed to be mitotic cell cycle and the most significantly enriched pathway was cell cycle. The intersection analysis showed that most significant DEGs were cyclin B1 (CCNB1) and cyclin B2 (CCNB2). The sensitivities and specificities of CCNB1 and CCNB2 were both high (p<0.0001). Areas under the ROC curve for CCNB1 and CCNB2 were both greater than 0.9 (p<0.0001). Conclusions: CCNB1 and CCNB2, which were involved in cell cycle, played significant roles in the progression and development of GC and these genes may be potential biomarkers for diagnosis and prognosis of GC.

• 한국정보통신학회논문지
• /
• 제17권7호
• /
• pp.1653-1659
• /
• 2013

본 논문은 Verilog HDL이나 VHDL로 설계된 디지털 회로의 구조를 효율적으로 분석하고 디버깅 할 수 있는 ECAD 소프트웨어를 제안한다. 이 소프트웨어는 HDL 코드를 파싱하여 내부 구조에 대한 정보를 추출한 후 여러 가지 종류의 그래픽 도우미 예를 들면, 배치배선 알고리즘을 적용하여 생성된 계층구조의 논리회로도, 각 모듈을 구성하는 요소들을 나타내는 객체 나무 그래픽, 인스턴스들의 계층구조를 나타내는 인스턴스 나무 그래픽, 내부 시그널 간의 관계를 나타내는 시그널 관계도(SPD, signal propagation diagram) 등으로 표현된다. 디버깅에 가장 중요한 기능은 여러 가지 다른 관점의 설계 정보(HDL 코드, 객체 나무, 인스턴스 나무, SPD, 파형 등)에서 임의의 객체로부터 출발하여 동일한 설계 정보를 찾아내는 기능이다. 이러한 기능들은 설계자가 수작업으로 HDL 코드를 분석하고 버그를 찾아내는 기능을 효율적으로 수행할 수 있도록 돕는다.