• Journal of Digital Contents Society
• /
• v.13 no.1
• /
• pp.31-36
• /
• 2012

Since the national standard topographic map is made by DXF format which is the results of the National Geographic Information System project and lots of CAD data and scanners can be used to acquire the data easily, the imports of existing DXF file will decrease the costs and time for data acquisition process. In addition, the spatial data such as topographic map should be able to convert to the middle file format such as PostScript in order to be exported into other systems. For this purpose, I design and implement three units of modules, which are File Manipulation Module, MVF Import Module, and MVF Export Module. Finally, I verify the actual transformation of topographic map that are DXF file format by conducting the series of tests.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.16 no.11
• /
• pp.1027-1036
• /
• 1991

This paper proposes an implementation of ODIF(Open Document Interchange Format)decoder and PostScript converter. AS ODIF data stream based on IS 8613 is described according to ASN.1 notation it is necessary to decode ODIF data stream to the proper internal structure to PostScript format as proposed in order to make hard copies in good quality using LBP(Laser Beam Printer). Among several kinds of DA(Document Architecture) and DAP(Document Application Profile). PDA(Processable DA) and Core 26(Level 2 DAP) are selected for our study. An ODIF data stream submitted by ICL is used to show the conformance in the level of data stream.

• Journal of the Institute of Convergence Signal Processing
• /
• v.12 no.2
• /
• pp.139-144
• /
• 2011

The modern digital logic technology does not yet satisfy the speed requirements of real-time DSP circuits due to synchronized operation of multiplication and accumulation. This operation degrades DSP performance. Therefore, the double-base number system (DBNS) has emerged in DSP system as an alternative methodology because of fast multiplication and hardware simplicity. In this paper, authors propose a novel multiplication architecture. One operand is an output of a flash analog-to-digital converter (ADC) in DBNS format, while the other operand is a coefficient in the IEEE standard floating-point number format. The DBNS digital output from ADC is produced through a new double base number encoder (DBNE). The multiplied output is in the format of the IEEE standard floating-point number (FPNS). The proposed circuits process multiplication and conversion together. Compared to a typical multiplier that uses the FPNS, the proposed multiplier also consumes 45% less gates, and 44% faster than the FPNS multiplier on Spartan-3 FPGA board. The design is verified with FIR filter applications.

• International Journal of CAD/CAM
• /
• v.5 no.1
• /
• pp.83-90
• /
• 2005

This is a report on a new methodology to manage design knowledge by utilizing a knowledge-based CAD and a prototype system named $C^3$ (Cubic; CAD knowledge Code Capacitor), which is being developed using our methodology. $C^3$ facilitates (i) the automatic generation of a knowledge code for a knowledge-based CAD by processing design documents written in the format near the natural language, such as English or Japanese, and (ii) automatically generation of a design document written in the format near the natural language from the knowledge code. The features of the system facilitate document-based design knowledge management which reduces the designer's load to encode and maintain design knowledge, because it is easier for a designer to treat a natural language description than a coded description.

• Proceedings of the IEEK Conference
• /
• 2003.07b
• /
• pp.1137-1140
• /
• 2003

The area of the prototype device is less than 80mm$^2$. Operating with a 60ns clock cycle, the device typically dissipates only 300mW. The full functionality was proven by using the methodical test programs based on typical image processing operations. Also, we realized the whole process from conventional gray image to color image. Format converters, implemented using multidimensional access memories, transfer the data between the processing element array and conventional bit-parallel components in real time. The completed system is fully functional and performs typical low-level image processing tasks at speed exceeding 30 frames of traditional TV system per second.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.22 no.3
• /
• pp.334-340
• /
• 2012

This project defines Tiled-SENC format for S-57 ENC data usage of the mobile platforms and low-end terminals which are not included in ECDIS carriage requirements of SOLAS Chapter V. Also, the architecture modeling and converting technology of Tiled-SENC have been developed and the performance has been compared with ENC Format.

• 제어로봇시스템학회:학술대회논문집
• /
• 2003.10a
• /
• pp.2126-2130
• /
• 2003

In the integrated systems, that is integrated digital TV(DTV) internet and home automation, like home server, is needed integration of digital TV video signal and computer graphic signal. The graphic signal is operating at the high speed and has time-divide-stream. So the re-request of data is not easy at the time of error detection. therefore EDAC algorithm is efficient. In this paper, we show a scheme, that is integration of graphic and dtv format signal for DTV monitor display. This paper also presents the efficiency error detection auto correction(EDAC) for conversion of graphics signal to DTV video signal. A presented EDAC algorithms use the modified hamming code for enhancing video quality and reliability. A EDAC algorithm of this paper can detect single error, double error, triple error and more error for preventing from incorrect correction. And it is not necessary an additional memory. In this paper The comparison between digital TV video signal and graphic signal, a EDAC algorithm and a design of conversion graphic signal to DTV signal with EDAC function in DTV system is described.

• Transactions of the Korean Society of Machine Tool Engineers
• /
• v.13 no.3
• /
• pp.30-36
• /
• 2004

The exchange of model design data among heterogeneous CAD systems is very difficult because each CAD system has different data structures suitable for its own functions. STEP represents product information in a common computer-interpretable form that is required to remain complete and consistent when the product information is needed to be exchanged among different computer systems. However, STEP has complex architecture to represent point, line, curve and vectors of element. Moreover it can't represent geometry data of feature based models. In this study, a structure of XML document that represents geometry data of feature based models as neutral format has been developed. To use the developed XML document, a converter also has been developed to exchange modules so that it can exchange feature based data models among heterogeneous CAD systems. Developed XML document and Converter have been applied to commercial CAD systems.

• Proceedings of the Korean Society of Machine Tool Engineers Conference
• /
• 2003.04a
• /
• pp.434-440
• /
• 2003

The exchange of model design date among heterogeneous CAD systems is a difficult task because each system has different data structures suitable for its own functions. STEP has been able to represent product information as a common computer-interpretable form that is required to remain complete and consistent when the product informant is needed to be exchanged among different computer system. However, STEP has difficult architecture in is representing point, line, curve and vectors of element, more over it can't represent geometry data of feature based models. In this study, a structure of XML document that represents geometry data of feature based models as neutral format has been developed. To use the developed XML document, a Converter has also been developed to exchange modules so that it can exchange feature based data models among heterogeneous CAD systems. Aa for evaluation of the developed XML document and Converter, Solidworks and SolidEdge are selected.

• Proceedings of the Korean Society of Computer Information Conference
• /
• 2014.07a
• /
• pp.503-505
• /
• 2014

지능형 웹의 확장을 위해 링크드 데이터(Linked Open Data)를 통한 표준화 연구가 활발하게 진행되고 있다. 뿐만 아니라 링크드 데이터는 RDF, SPARQL을 이용한 정보를 더욱 더 지능적이고 다양한 분야에 적용 할 수 있는 방법으로 제시되고 있다. 하지만 이기종 환경에서는 각각 서로 다른 데이터 형식을 지니게 되므로 통합환경을 구축하는데 어려움이 따른다. 이를 위해 본 논문에서는 다양한 이기종 환경에서의 데이터 형식 변환이 가능한 RDF 컨버터를 제안한다. 제안하는 RDF 컨버터는 SPARQL를 비롯한 다양한 질의어로 데이터의 효율적인 분석, 변환이 가능하다. 성능평가를 통해 RDB 데이터 형식 분석과 RDF 데이터 변환에 대한 정확도를 확인하였고 D2RQ와 Jena2의 비교를 통해 서로 다른 RDB 데이터가 D2RQ에서 변환시간이 4.2% 빠르다는 성능을 증명하였다.