• Proceedings of the Korean Information Science Society Conference
• /
• 1998.10b
• /
• pp.579-581
• /
• 1998

소프트웨어 개발에서 나타나는 많은 오류는 요구 사항에 대한 정확한 이해의 부족에서 기인된다. 따라서 분석 단계에서 요구사항을 정확하게 나타내는 활동은 전체 소프트웨어의 신뢰성에 큰 영향을 미치게 된다. 요구 검증은 요구 분석 활동에서 산출되는 정보가 요구 문서의 정보를 바르게 나타내는가를 검증하는 활동이다. 본 연구에서는 객체 지향 소프트웨어의 개발에서 요구 검증을 수행하기 위해 OFL(Object-oriented Formal Language)과 질의 추출을 적용하였다. OFL은 객체 지향 형식 상태변이사항(Formal state transition specification)으로 형식 언어가 기자고 있는 명확성을 유지하며 분석 활동의 결과를 체계적으로 제시한다. 이러한 결과와 요구 문서와의 비교를 위하여 질의 추출이 수행된다. 이는 질의를 통하여 요구 문서에서는 나타나는 정보를 체계적으로 정리하여 개발 의뢰자가 제시한 요구 사항과 개발자가 제시하는 요구 사양간에 일치성과 완전성이 존재함을 검증한다. 이러한 요구 검증은 요구 사양의 신뢰성뿐만 아니라 개발되는 소프트웨어의 신뢰성을 향상시킨다.

• Korean Management Science Review
• /
• v.10 no.2
• /
• pp.145-161
• /
• 1993

Human Resource Management (HRM) performs numerous activities in organizations including employee recruitment, selection, placement, job analysis, training and development, and labor relations. POSCO (Pohang Steel Company) has concerned with employee management related to job placement and analysis among these activities because of the problems of over-complexity of placement precedures for the variety of recruits, the frequency of selection, a large amount of job descriptions / specifications, and their changes. This study, as a phase of developing the entire HRM systems in the organization, briefly summarizes the preliminary information related and describes an implementation of expert system as a means for effective job placement based on the principle of right-person-in-right-place with identifying aptitudes and personalities of employees. Thus, a new approach for developing a job description/specification using a formal specification language like Z is also proposed. The result of this study will cultivate the performance of personnel, prevent conflicts between labor and management, promote overall productivity of organization, as well as helpfully verify job analysis.

• Review of KIISC
• /
• v.5 no.1
• /
• pp.25-46
• /
• 1995

소프트웨어 개발에서, 사용자 요구 사항을 잘 표현하면 할수록 시스템은 오류가 적고, 사용자가 요구하는 시스템으로 만들어지며, 시스템 검증이 쉬워지는 것 같이, 정형적 사양(formal specification)은 시스템 개발 전반에 영향을 준다. 이 정형적 사양은 암호 프로토콜이 완전(completeness)하고 안전(soundness)한가를 검증하는 데에도 유용하게 사용될 수 있다. 암호 프로토콜을 사양하고 분석하는 방법은 크게 대수적, 논리적, 상태 변환적 접근 방법등과 통신 프로토콜의 검증에 쓰는 패트리넷을 이용한 방법등이 있다. 이들 방법중에는 프로그램으로 구현되어 자동 검증 tool로 개발된 사례도 있다. 본 고에서는 암호 프로토콜을 위한 사양 기법과 그에 따른 분석 기법을 알아보고 그것들을 비교, 분석하였다.

• Journal of the Korean Society for Railway
• /
• v.20 no.1
• /
• pp.55-63
• /
• 2017

Railway interlocking systems which are safety-critical systems are rapidly changed from relay-based systems to computer-based systems which have high flexible. Computer-based interlocking systems (CBI) are consisted of hardware and software in which system safeties arise one of important problems. The interlocking software of the CBI influences directly to the system safeties. "z" notation is one of formal methods have been used for system software specification to secure system safety. In this paper, the specification of interlocking logics for CBI systems is realized using "z" notation and verifies it with Z/EVES.

• Journal of KIISE:Computing Practices and Letters
• /
• v.6 no.6
• /
• pp.608-619
• /
• 2000

In this paper, we give a formal semantics for Statechart via a translation into Algebra of Communicating Shared Hesources(ACSR). Statechart is a very rich graphical specification language, which is suitable to specify complicated reactive systems. However, the incorporation of graph into specification and rich syntax makes Statechart semantics very complicated and ambiguous. Thus, it is very difficult to verify the correctness of Statechart specifications. Also, we propose the formal verification method for Statechart specifications by showing equivalence relation between two Statechart specifications. This makes it possible to combine the advantages of a graphical language with the rigor of process algebra.

• Journal of KIISE:Computing Practices and Letters
• /
• v.12 no.2
• /
• pp.141-148
• /
• 2006

This paper suggests method of safe security S/W by verifying and its result of formal verification tool. We will survey many formal verification tools and compare features of these tools. And we will suggest what tool is appropriate and methodogoly of developing safe security S/W. The Z/EVES is the most appropriate tool. This paper proposes formal verification of ACS by using RoZ tool which is formal verification tool to create UML model. The specification and verification are executed using Z/EVES tool. These procedures can find weak or wrong point of developed S/W.

• Journal of the Korea Society of Computer and Information
• /
• v.11 no.6 s.44
• /
• pp.49-57
• /
• 2006

While developing a complex reactive software system. it is very important to analyze the user requirement and reflect it to the developed system. Therefore understanding the need of users precisely and promptly is the key to the successful software system development. Among several requirement specification languages, message sequence charts (MSCs), also known as sequence diagrams in UML are the most widely used scenario notation. Live Sequence Charts (LSCs) are a variant ot MSCs, characterized by its message abstraction facility and the modality of scenarios. In this paper, I define the formal semantics of LSC specification including the essential language constructs such as pre-charts, variables, assignment and conditions. The range of the formalized LSC language has been broadened, and the scope of the formalized semantics is much closer to the complete LSC specification.

• ETRI Journal
• /
• v.37 no.1
• /
• pp.175-185
• /
• 2015

This paper presents a system-of-systems (SoS) approach to the formal modeling of a cyber-physical system (CPS) for simulation-based analysis. The approach is based on a convergence technology for modeling and simulation of a highly complex system in which SoS modeling methodology, hybrid systems modeling theory, and simulation interoperation technology are merged. The methodology maps each constituent system of a CPS to a disparate model of either continuous or discrete types. The theory employs two formalisms for modeling of the two model types with formal specification of interfaces between them. Finally, the technology adapts a simulation bus called DEVS BUS whose protocol synchronizes time and exchange messages between subsystems simulation. Benefits of the approach include reusability of simulation models and environments, and simulation-based analysis of subsystems of a CPS in an inter-relational manner.

• The Journal of Korean Association of Computer Education
• /
• v.7 no.6
• /
• pp.129-139
• /
• 2004

In developing highly reliable systems such as C4I systems formal methods provide both developers and clients with assurance that they are in the right development processes. This paper investigates into techniques for formal specifications and tests for software components where rigorous verification is required. In particular, the paper suggests decomposition techniques for state-model based specifications using the weakest precondition, and suggests test methods for the specification by generating black box test-cases.

• Journal of KIISE:Software and Applications
• /
• v.29 no.12
• /
• pp.926-939
• /
• 2002

The formal specification methods with probability have been demanded in the area of fault real-time systems, in order to specify the uncertainty that the systems can encounter during their execution due to various environmental factors. This paper presents a new formal method with probability. namely Probabilistic Abstract Timed Machine (PATM), in order to analyze and predict system's behavior in dynamical environmental changes, This method classifies the factors into two classes: the variable and the constant. The analysis of system's behavior is performed on the probabilistic reachability graph generated from the ATM specification for the system. The analysis can predict any possibility that the behavior may not satisfy some safety requirements of the system, indicate which variable factors cause such satisfaction, and further recover from this unsatisfying fault state by fixing the variable factors. Consequently the reliability to the fault real-time systems can be improved.