• Title/Summary/Keyword: faults

Search Result 2,946, Processing Time 0.033 seconds

Multiple Faults Detection and Isolation via Decentralized Sliding Mode Observer for Reconfigurable Manipulator

  • Zhao, Bo;Li, Chenghao;Ma, Tianhao;Li, Yuanchun
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.6
    • /
    • pp.2393-2405
    • /
    • 2015
  • This paper considers a decentralized multiple faults detection and isolation (FDI) scheme for reconfigurable manipulators. Inspired by their modularization property, a global sliding mode (GSM) based stable adaptive fuzzy decentralized controller is investigated for the system in fault free, while for the system suffering from multiple faults (actuator fault and sensor fault), the decentralized sliding mode observer (DSMO) is employed to detect their occurrence. Hereafter, the time and location of faults can be determined by a fault isolation scheme via a bank of DSMOs. Finally, the effectiveness of the proposed schemes in controlling, detecting and isolating faults is illustrated by the simulations of two 3-DOF reconfigurable manipulators with different configurations successfully.

A Study on the Estimating Locations of Faults on Distribution Power Systems (배전계통 고장위치 검출방법에 관한 연구)

  • Kim Mi-Young;Oh Yong-Taek;Rho Dae-Seok
    • The Transactions of the Korean Institute of Electrical Engineers A
    • /
    • v.53 no.12
    • /
    • pp.670-677
    • /
    • 2004
  • The Conventional approach for estimating the locations of transmission line shunt faults has been to measure the apparent impedance to the fault from a line terminal and to convert the reactive component of the impedance to line length. But, these methods do not adequately address the problems associated with the fault location on distribution systems. This thesis presents a technique that estimates the location of shunt fault on a radial distribution system that has several single and multiphase laterals. Tapped loads and non-homogenity of the distribution system are take into account. The developed technique, which can handle shunt faults was tested to evaluate its suitability. Results from computer simulation of faults on a model of a 25KV distribution lines like real system are presented. The results approved that the proposed technique works well for estimating the locations of the distribution line shunt faults.

A Cost-Reliability Model for the Optimal Release Time of a Software System (결함유형에 따른 소프트웨어 신뢰도와 소프트웨어 상품화 최적 시기 전략)

  • Kim Yeong-Hwi;Lee Wan-Hyeong
    • Journal of the military operations research society of Korea
    • /
    • v.16 no.2
    • /
    • pp.135-150
    • /
    • 1990
  • This paper classifies faults into three types : simple, degenerated, and regenerated faults. This paper also deals with the characteristics of each type of fault to determine the software reliability based on the assumption; i. e., a system consisting of several subsystems (modules) which may be debugged simultaneously. For each type of fault, several formulas are developed to obtain the failure rate and the expected number of failures found during debugging. A model is developed based on the formulas of the failure rate and the expected number of failures to decide the optimal release time of a new software: minimizing the total cost with constraints restricting to the failure rate of each module in the software. By using this model, optimal release times are found for some cases; the eliminated faults are assumed simple faults only, regenerated faults only, simple and degenerated faults, and so on.

  • PDF

Application of Multiple Parks Vector Approach for Detection of Multiple Faults in Induction Motors

  • Vilhekar, Tushar G.;Ballal, Makarand S.;Suryawanshi, Hiralal M.
    • Journal of Power Electronics
    • /
    • v.17 no.4
    • /
    • pp.972-982
    • /
    • 2017
  • The Park's vector of stator current is a popular technique for the detection of induction motor faults. While the detection of the faulty condition using the Park's vector technique is easy, the classification of different types of faults is intricate. This problem is overcome by the Multiple Park's Vector (MPV) approach proposed in this paper. In this technique, the characteristic fault frequency component (CFFC) of stator winding faults, rotor winding faults, unbalanced voltage and bearing faults are extracted from three phase stator currents. Due to constructional asymmetry, under the healthy condition these characteristic fault frequency components are unbalanced. In order to balanced them, a correction factor is added to the characteristic fault frequency components of three phase stator currents. Therefore, the Park's vector pattern under the healthy condition is circular in shape. This pattern is considered as a reference pattern under the healthy condition. According to the fault condition, the amplitude and phase of characteristic faults frequency components changes. Thus, the pattern of the Park's vector changes. By monitoring the variation in multiple Park's vector patterns, the type of fault and its severity level is identified. In the proposed technique, the diagnosis of faults is immune to the effects of unbalanced voltage and multiple faults. This technique is verified on a 7.5 hp three phase wound rotor induction motor (WRIM). The experimental analysis is verified by simulation results.

An Efficient Built-in Self-Test Algorithm for Neighborhood Pattern- and Bit-Line-Sensitive Faults in High-Density Memories

  • Kang, Dong-Chual;Park, Sung-Min;Cho, Sang-Bock
    • ETRI Journal
    • /
    • v.26 no.6
    • /
    • pp.520-534
    • /
    • 2004
  • As the density of memories increases, unwanted interference between cells and the coupling noise between bit-lines become significant, requiring parallel testing. Testing high-density memories for a high degree of fault coverage requires either a relatively large number of test vectors or a significant amount of additional test circuitry. This paper proposes a new tiling method and an efficient built-in self-test (BIST) algorithm for neighborhood pattern-sensitive faults (NPSFs) and new neighborhood bit-line sensitive faults (NBLSFs). Instead of the conventional five-cell and nine-cell physical neighborhood layouts to test memory cells, a four-cell layout is utilized. This four-cell layout needs smaller test vectors, provides easier hardware implementation, and is more appropriate for both NPSFs and NBLSFs detection. A CMOS column decoder and the parallel comparator proposed by P. Mazumder are modified to implement the test procedure. Consequently, these reduce the number of transistors used for a BIST circuit. Also, we present algorithm properties such as the capability to detect stuck-at faults, transition faults, conventional pattern-sensitive faults, and neighborhood bit-line sensitive faults.

  • PDF

Fault-Tolerant Control of Asynchronous Sequential Machines with Input Faults (고장 입력이 존재하는 비동기 순차 머신을 위한 내고장성 제어)

  • Yang, Jung-Min
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.7
    • /
    • pp.103-109
    • /
    • 2016
  • Corrective control for asynchronous sequential machines is a novel automatic control theory that compensates illegal behavior or adverse effects of faults in the operation of existent asynchronous machines. In this paper, we propose a scheme of diagnosing and tolerating faults occurring to input channels of corrective control systems. The corrective controller can detect faults occurring in the input channel to the controlled machine, whereas those faults happening in the external input channel cannot be detected. The proposed scheme involves an outer operator which, upon receiving the state feedback, diagnoses a fault and sends an appropriate command signal to the controller for tolerating faults in the external input channel.

Fault Detection and Diagnosis System for a Three-Phase Inverter Using a DWT-Based Artificial Neural Network

  • Rohan, Ali;Kim, Sung Ho
    • International Journal of Fuzzy Logic and Intelligent Systems
    • /
    • v.16 no.4
    • /
    • pp.238-245
    • /
    • 2016
  • Inverters are considered the basic building blocks of industrial electrical drive systems that are widely used for various applications; however, the failure of electronic switches mainly affects the constancy of these inverters. For safe and reliable operation of an electrical drive system, faults in power electronic switches must be detected by an efficient system that is capable of identifying the type of faults. In this paper, an open switch fault identification technique for a three-phase inverter is presented. Single, double, and triple switching faults can be diagnosed using this method. The detection mechanism is based on stator current analysis. Discrete wavelet transform (DWT) using Daubechies is performed on the Clarke transformed (-) stator current and features are extracted from the wavelets. An artificial neural network is then used for the detection and identification of faults. To prove the feasibility of this method, a Simulink model of the DWT-based feature extraction scheme using a neural network for the proposed fault detection system in a three-phase inverter with an induction motor is briefly discussed with simulation results. The simulation results show that the designed system can detect faults quite efficiently, with the ability to differentiate between single and multiple switching faults.

A Study on the Algorithm for Fault Discrimination in Transmission Lines Using Neural Network and the Variation of Fault Currents (신경회로망과 고장전류의 변화를 이용한 고장판별 알고리즘에 관한 연구)

  • Yeo, Sang-Min;Kim, Chul-Hwan;Choi, Myeon-Song;Song, Oh-Young
    • Proceedings of the KIEE Conference
    • /
    • 2000.07a
    • /
    • pp.366-368
    • /
    • 2000
  • When faults occur in transmission lines, the classification of faults is very important. If the fault is HIF(High Impedance Fault), it cannot be detected or removed by conventional overcurrent relays (OCRs), and results in fire hazards and causes damages in electrical equipment or personal threat. The fast discrimination of fault needs to effective protection and treatment and is important problem for power system protection. This paper proposes the fault detection and discrimination algorithm for LIFs(Low Impedance Faults) and HIFs(High Impedance Faults). This algorithm uses artificial neural networks and variation of 3-phase maximum currents per period while faults. A double lines-to-ground and line-to-line faults can be detected using Neural Network. Also, the other faults can be detected using the value of variation of maximum current. Test results show that the proposed algorithms discriminate LIFs and HIFs accurately within a half cycle.

  • PDF

Fault-Tolerant Corrective Control for Non-fundamental Mode Faults in Asynchronous Sequential Machines (비동기 순차 머신의 비-기본모드에서 발생하는 고장 극복을 위한 교정 제어)

  • Yang, Jung-Min;Kwak, Seong Woo
    • Journal of IKEEE
    • /
    • v.24 no.3
    • /
    • pp.727-734
    • /
    • 2020
  • Fault tolerant corrective control for asynchronous sequential machines (ASMs) with transient faults is discussed in this paper. The considered ASM is vulnerable to a kind of faults whose manifestation may arise during transient transitions of the ASM, leading to transient faults occurring in non-fundamental mode. To overcome adverse effects caused by these faults, we present a novel corrective control scheme that can detect and tolerate transient faults in non-fundamental mode. The existence condition and design algorithm for an appropriate fault tolerant controller is addressed in the framework of corrective control theory. The applicability of the proposed control methodology is demonstrated in the FPGA experiment.

Synthesis of Silicon Carbide Whiskers (II): Stacking Faults (탄화규소 휘스커의 (II): 적층결함)

  • 최헌진;이준근
    • Journal of the Korean Ceramic Society
    • /
    • v.36 no.1
    • /
    • pp.36-42
    • /
    • 1999
  • Stacking faults in SiC whiskers grown by three different growth mechanisms; vapor-solid(VS), two-stage growth(TS), and vapor-liquid-solid (VLS) mechanism in the carbothermal reduction system were investigated by X-ray diffraction(XRD) and transmission electron microscopy (TEM). The content of stacking faults in SiC whiskers increased with decreasing the diameter of whiskers, i.e., the small diameter whiskers (<1 $\mu\textrm{m}$) grown by the VS, TS, and VLS mechanisms have heavy stacking faults whereas the large diameter whiskers(>2$\mu\textrm{m}$) grown by the VLS mechanism have little stacking faults. Heavy stacking faults of small diameter whiskers was probably due to the high specific lateral surface area of small diameter whiskers.

  • PDF