• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2008.06a
• /
• pp.537-537
• /
• 2008

Copper (Cu) has been widely used for interconnection structure in intergrated circuits because of its properties such as a low resistance and high resistance to electromigration compared with aluminuim. Damascene processing for the interconnection structure utilizes 2-steps chemical mechanical polishing(CMP). After polishing, the removal of abrasive particles on the surfaces becomes as important as the polishing process. In the paper, buffing process for the removal of colloidal silica from polished Cu wafer was proposed and demonstrated.

• Journal of the Microelectronics and Packaging Society
• /
• v.20 no.4
• /
• pp.53-58
• /
• 2013

An innovative packaging solution, Flip Chip with Copper (Cu) Column bond on lead (BOL) Enhanced Process (fcCuBE$^{(R)}$) delivers a cost effective, high performance packaging solution over typical bond on capture pad (BOC) technology. These advantages include improved routing efficiency on the substrate top layer thus allowing conversion functionality; furthermore, package cost is lowered by means of reduced substrate layer count and removal of solder on pad (SOP). On the other hand, as electronic packaging technology develops to meet the miniaturization trend from consumer demand, reliability testing will become an important issue in advanced technology area. In particular, electromigration (EM) of flip chip bumps is an increasing reliability concern in the manufacturing of integrated circuit (IC) components and electronic systems. This paper presents the results on EM characteristics on BOL and BOC structures under electrical current stressing in order to investigate the comparison between two different typed structures. EM data was collected for over 7000 hours under accelerated conditions (temperatures: $125^{\circ}C$, $135^{\circ}C$, and $150^{\circ}C$ and stress current: 300 mA, 400 mA, and 500 mA). All samples have been tested without any failures, however, we attempted to find morphologies induced by EM effects through cross-sectional analysis and investigated the interfacial reaction characteristics between BOL and BOC structures under current stressing. EM damage was observed at the solder joint of BOC structure but the BOL structure did not show any damage from the effects of EM. The EM data indicates that the fcCuBE$^{(R)}$ BOL Cu column bump provides a significantly better EM reliability.

• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2001.07a
• /
• pp.95-99
• /
• 2001

Cu is considered as a promising alternative interconnection material to Al-based interconnection materials in Si-based integrated circuits due to its low resistivity and superior resistance to the electromigration. New humping and UBM material systems for solder flip chip interconnection of Cu pads were investigated using electroless-plated copper (E-Cu) and electroless-plated nickel (E-Ni) plating methods as low cost alternatives. Optimally designed E-Ni/E-Cu UBM bilayer material system can be used not only as UBMs for solder bumps but also as bump itself. Electroless-plated E-Ni/E-Cu bumps assembled using anisotropic conductive adhesives on an organic substrate is successfully demonstrated and characterized in this study

• Proceedings of the Korean Vacuum Society Conference
• /
• 2012.02a
• /
• pp.145-145
• /
• 2012

반도체 집적회로의 집적도가 증가함에 따라 RC delay가 증가하며, 금속 배선의 spiking, electromigration 등의 문제로 인해 기존의 알루미늄 금속을 대체하기 위하여 구리를 배선재료로 사용하게 되었다. 하지만 구리는 실리콘 및 산화물 내에서 매우 빠른 확산도를 가지고 있으므로, 구리의 확산을 막아 줄 확산방지막이 필요로 하다. 이러한 확산방지막의 증착은, 소자의 크기가 작아짐에 따라 via/contact과 같은 고단차 구조에도 적용이 가능하도록 기존의 sputtering 증착 방법에서 이를 개선한 collimated sputter, long-throw sputter, ion-metal plasma 등의 방법으로 물리적인 증착법이 지속되어 왔지만, 근본적인 증착방법을 바꾸지 않는 한 한계에 도달하게 될 것이다. 원자층 증착법(ALD)은 CVD 증착법의 하나로, 소스와 반응물질을 주입하는 시간을 분리함으로써 증착하고자 하는 표면에서의 반응을 유도하여 원자층 단위로 원하는 박막을 얻을 수 있는 증착방법이다. 이를 이용하여 물리적 증기 증착법(PVD)보다 우수한 단차피복성과 함께 정교하게 증착두께를 컨트롤을 할 수 있다. 본 연구에서는 이러한 원자층 증착법을 이용하여 구리 배선을 위한 확산방지막으로 텅스텐질화막을 형성하였다. 텅스텐 질화막을 형성하기 위하여 금속-유기물 전구체와 함께 할라이드 계열인 WF6를 텅스텐 소스로 이용하였으며, 이에 대한 원자층 증착방법으로 이루어진 박막의 물성을 비교 평가하여 분석하였다.