• Journal of Power Electronics
• /
• v.10 no.4
• /
• pp.342-350
• /
• 2010

Randomizing the switching frequency (RSF) to reduce the electromagnetic interference (EMI) of switching power converters is a well-known technique that has been previously discussed. The randomized pulse position (RPP) technique, in which the switching frequency is kept fixed while the pulse position (the delay from the starting of the switching cycle to the turn-on instant within the cycle) is randomized, has been previously addressed in the literature for the same purpose. This paper presents a double-hybrid technique (DHB) for EMI reduction in dc-dc switching regulators. The proposed technique employed both the RSF and the RPP techniques. To effectively spread the conducted-noise frequency spectrum and at the same time attain a satisfactory output voltage quality, two parameters (switching frequency and pulse position) were randomized, and a third parameter (the duty ratio) was controlled by a digital compensator. Implementation was achieved using field programmable gate array (FPGA) technology, which is increasingly being adopted in industrial electronic applications. To evaluate the contribution of the proposed DHB technique, investigations were carried out for each basic PWM, RPP, RSF, and DHB technique. Then a comparison was made of the performances achieved. The experimentally investigated features include the effect of each technique on the common-mode, differential-mode, and total conducted-noise characteristics, and their influence on the converter’s output ripple voltage.

• Journal of Power Electronics
• /
• v.13 no.6
• /
• pp.1008-1015
• /
• 2013

By using fractional calculus and the circuit-averaging technique, the modeling and analysis of a Buck converter with fractional order inductor and fractional order capacitor in discontinuous conduction mode (DCM) operations is investigated in this study. The equivalent averaged circuit model of the fractional order Buck converter in DCM operations is established. DC analysis is conducted by using the derived DC equivalent circuit model. The transfer functions from the input voltage to the output voltage, the duty cycle to the output voltage, the input impedance, and the output impedance of the fractional order Buck converter in DCM operations are derived from the corresponding AC-equivalent circuit model. Results show that the DC equilibrium point, voltage ratio, and all derived transfer functions of the fractional order Buck converter in DCM operations are affected by the inductor order and/or capacitor order. The fractional order inductor and fractional order capacitor are designed, and PSIM simulations are performed to confirm the correctness of the derivations and theoretical analysis.

• Journal of Power Electronics
• /
• v.18 no.1
• /
• pp.81-91
• /
• 2018

This paper proposes a double line voltage synthesis (DLVS) strategy for three-to-five phase direct matrix converters. In the proposed strategy, the input and expected output voltages are divided into 6 segments and 10 segments, respectively. In addition, in order to obtain the maximum voltage transfer ratio (VTR), the input line voltages and "source key" should be selected reasonably according to different combinations of input and output segments. Then, the corresponding duty ratios are calculated to determine the switch sequences in different segment combinations. The output voltages and currents are still sinusoidal and symmetrical with little lower order harmonics under unbalanced or distorted input voltages by using this strategy. In addition, the common mode voltage (CMV) can be suppressed by rearranging some of the switching states. This strategy is analyzed and studied by a simulation model established in MATLAB/Simulink and an experimental platform, which is controlled by a DSP and FPGA. Simulation and experimental results verify the feasibility and validity of the proposed DLVS strategy.

• Journal of Power Electronics
• /
• v.18 no.1
• /
• pp.11-22
• /
• 2018

This paper presents a single switch, high step-up, non-isolated dc-dc converter suitable for renewable energy applications. The proposed converter is composed of a coupled inductor, a passive clamp circuit, a switched capacitor and voltage lift circuits. The passive clamp recovers the leakage inductance energy of the coupled inductor and limits the voltage spike on the switch. The configuration of the passive clamp and switched capacitor circuit increases the voltage gain. A wide continuous conduction mode (CCM) operation range, a low turn ratio for the coupled inductor, low voltage stress on the switch, switch turn on under almost zero current switching (ZCS), low voltage stress on the diodes, leakage inductance energy recovery, high efficiency and a high voltage gain without a large duty cycle are the benefits of this converter. The steady state operation of the converter in the continuous conduction mode (CCM) and discontinuous conduction mode (DCM) is discussed and analyzed. A 200W prototype converter with a 28V input and a 380V output voltage is implemented and tested to verify the theoretical analysis.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2003.11a
• /
• pp.587-590
• /
• 2003

The first attention in designing a transformer for low temperature rise should be to reduce losses. Leakage inductance and temperature rise are two of the more impotent problems facing the magnetic core technology of today's high frequency transformers. Excessive leakage inductance increases the stress on the switching transistors and limits the duty-cycle, and excessive temperature rise can lead the design limitation of high frequency transformer with high current. The flat transformer technology provides a very good solution to the problems of leakage inductance and thermal management for high frequency power. The critical magnetic components and windings are optimized and packaged within a completely assembled module. The turns ratio in a flat transformer is determined as the product of the number of elements or modules times the number of primary turns. The leakage inductance increase proportionately to the number of elements, but since it is reduced as the square of the turns, the net reduction can be very significant. The flat transformer modules use cores which have no gap. This eliminates fringing fluxes and stray flux outside of the core. The secondary windings are formed of flat metal and are bonded to the inside surface of the core. The secondary winding thus surrounds the primary winding, so nearly all of the flux is captured.

• Proceedings of the KIEE Conference
• /
• 2005.07b
• /
• pp.1534-1536
• /
• 2005

A DC-DC converter is being widely used for various household appliances and for industry applications. The DC-DC converter is powered from single battery, and the voltage is varied according to the purpose. In the vehicle, various accessories whose electric power is different are being used. Thus, plural number of DC-DC converter should be provided, so these situations bring complicated circuits, and accordingly, higher cost. Under such backgrounds, in this paper, we propose a novel buck-boost chopper circuit with simply configuration which can supply to two or more different output loads. The propose chewer circuit can control output voltages by controlling duty ratio by using typically two switching devices, which is composed by single boost-switch and single buck-switch. The output voltage can be controlled widely. A few modified circuits developed from the fundamental circuit are represented including the general multi-load circuit. And all this merits and appropriateness was proved by computer simulation and experience.

• Journal of Power Electronics
• /
• v.19 no.6
• /
• pp.1351-1365
• /
• 2019

This paper proposes two modified Z-source inverter topologies, namely an embedded L-Z-source inverter (EL-ZSI) and a coupled inductor L-Z source inverter (CL-ZSI). The proposed topologies offer a high voltage gain with a reduced passive component count and reduction in source current ripple when compared to conventional ZSI topologies. Additionally, they prevent overshoot in the dc-link voltage by suppressing heavy inrush currents. This feature reduces the transition time to reach the peak value of the dc-link voltage, and reduces the risk of component failure and overrating due to the inrush current. EL-ZSI and CL-ZSI possess all of the inherent advantages of the conventional L-ZSI topology while eliminating its drawbacks. To verify the effectiveness of the proposed topologies, MATLAB/Simulink models and scaled down laboratory prototypes were constructed. Experiments were performed at a low shoot through duty ratio of 0.1 and a modulation index as high as 0.9 to obtain a peak dc-link voltage of 53 V. This paper demonstrates the superiority of the proposed topologies over conventional ZSI topologies through a detailed comparative analysis. Moreover, experimental results verify that the proposed topologies would be advantageous for renewable energy source applications since they provide voltage gain enhancement, inrush current, dc-link voltage overshoot suppression and a reduction of the peak to peak source current ripple.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2014.05a
• /
• pp.152-155
• /
• 2014

This paper describes a design of digital PWM controller for automotive brake solenoid valve which is used in ABS/ESC SoC. The PWM controller which consists of 12 channels supports both direct control and PI control. Six channels in direct control mode make consistent PWM signals according to duty ratio setting, and the others in PI control mode make PWM signals with constant current depending on current setting. The PWM controller also has functions including solenoid valve open detection, Dither and PWM phase shift. The PWM controller having 44,779 gates is fabricated using a 0.18um CMOS process, and test results show that all the functions are correct.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.26 no.3
• /
• pp.227-236
• /
• 2021

This research proposes a modeling and controller design of a three-level boost (TLB) converter for the implementation of maximum power point tracking (MPPT) in the photovoltaic power conditioning system (PCS). Contrary to the output voltage control of the conventional controller, the Photovoltaic PCS requires an input voltage controller for MPPT operation. A TLB converter has the advantage of decreasing the inductor size and increasing efficiency compared with the existing booster converter. However, an optimal controller is difficult to design due to the complexity of the TLB operations, which have two operational modes on the duty ratio boundary of 0.5. Therefore, the unified linear model equations of the TLB converters, which can be applicable to both operational modes, are derived using linearized solar cell expressions. Furthermore, the transfer functions are obtained for the controller design. The MPPT voltage controller is designed using MATLAB SISOTOOL. In addition, a controller for capacitor voltage unbalancing is described and designed. The simulations and experimental verifications are conducted to verify the effectiveness of the small-signal analysis and control system design.

• Journal of Advanced Engineering and Technology
• /
• v.5 no.4
• /
• pp.349-353
• /
• 2012

Recently, Mobile multimedia equipments as smart phone and tablet pc requirement is increasing and this market is also being expanded. These mobile equipments require large multi-media function, so more power consumption is required. For these reasons, the needs of power management IC as switching type dc-dc converter and linear regulator have increased. DC-DC buck converter become more important in power management IC because the operating voltage of VLSI system is very low comparing to lithium-ion battery voltage. There are many people to be concerned about digital DC-DC converter without using external passive device recently. Digital controlled DC-DC converter is essential in mobile application to various external circumstance. This paper proposes the DC-DC Buck Converter using the AVR RISC 8-bit micro-processor control. The designed converter receives the input DC 18-30 [V] and the output voltage of DC-DC Converter changes by the feedback circuit using the A/D conversion function. Duty ratio is adjusted to maintain a constant output voltage 12 [V]. Proposed converter using the micro-processor control was compared to a typical boost converter. As a result, the current loss in the proposed converter was reduced about 10.7%. Input voltage and output voltage can be displayed on the LCD display to see the status of the operation.