• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.6 no.2
• /
• pp.159-168
• /
• 2002

Real-time(RT) object-oriented(OO) distributed computing is a form of RT distributed computing realized with a distributed computer system structured in the form of an object network. Several approached proposed in recent years for extending the conventional object structuring scheme to suit RT applications, are briefly reviewed. Then the approach named the Real Time Simulation Programing(RTSP) structuring scheme was formulated with the goal of instigating a quantum productivity jump in the design of distributed time triggered simulation. The RTSP scheme is intended to facilitate the pursuit of a new paradigm in designing distributed time triggered simulation which is to realize real-time computing with a common and general design style that does not alienate the main-stream computing industry and yet to allow system engineers to confidently produce certifiable distributed time triggered simulation for safety-critical applications. The RTSP structuring scheme is a syntactically simple but semantically Powerful extension of the conventional object structuring approached and as such, its support tools can be based on various well-established OO programming languages such as C+ + and on ubiquitous commercial RT operating system kernels. The Scheme enables a great reduction of the designers efforts in guaranteeing timely service capabilities of application systems.

• Journal of Computing Science and Engineering
• /
• v.1 no.1
• /
• pp.56-73
• /
• 2007

Demands have been growing in safety-critical application fields for producing networked real-time embedded computing (NREC) systems together with acceptable assurances of tight service time bounds (STBs). Here a service time can be defined as the amount of time that the NREC system could take in accepting a request, executing an appropriate service method, and returning a valid result. Enabling systematic composition of large-scale NREC systems with STB certifications has been recognized as a highly desirable goal by the research community for many years. An appealing approach for pursuing such a goal is to establish a hard-real-time (HRT) component model that contains its own STB as an integral part. The TMO (Time-Triggered Message-Triggered Object) programming scheme is one HRT distributed computing (DC) component model established by the first co-author and his collaborators over the past 15 years. The TMO programming scheme has been intended to be an advanced high-level RT DC programming scheme that enables development of NREC systems and validation of tight STBs of such systems with efforts far smaller than those required when any existing lower-level RT DC programming scheme is used. An additional goal is to enable maximum exploitation of concurrency without damaging any major structuring and execution approaches adopted for meeting the first two goals. A number of previously untried program structuring approaches and execution rules were adopted from the early development stage of the TMO scheme. This paper presents new concrete justifications for those approaches and rules, and also discusses new extensions of the TMO scheme intended to enable further exploitation of concurrency in NREC system design and programming.

• Proceedings of the IEEK Conference
• /
• summer
• /
• pp.421-426
• /
• 2004

Analyzing adaptive possibilities of agents in multi-agents system, we have discovered new aspects of ambient intelligence in distributed modular systems using intelligent building blocks (I-BLOCKS) [1]. This paper describes early scientific researches related to technical design, applicable experiments and evaluation of adaptive processing and information interaction among I-BLOCKS allowing users to easily develop ambient intelligence applications. The processing technology presented in this paper is embedded inside each DUPLO1 brick by microprocessor as well as selected sensors and actuators in addition. Behaviors of an I-BLOCKS modular structure are defined by the internal processing functionality of each I-Blocks in such structure and communication capacities between I-BLOCKS. Users of the I-BLOCKS system can do 'programming by building' and thereby create specific functionalities of a modular structure of intelligent artefacts without the need to learn and use traditional programming language. From investigating different effects of modem artificial intelligence, I-BLOCKS we have developed might possibly contain potential possibilities for developing applications in ambient intelligence (AmI) environments. To illustrate these possibilities, the paper presents a range of different experimental scenarios in which I-BLOCKS have been used to set-up reconfigurable modular systems. The paper also reports briefly about earlier experiments of I-BLOCKS in different research fields, allowing users to construct AmI applications by a just defined concept of modular artefacts [3].

• Advances in Computational Design
• /
• v.5 no.3
• /
• pp.233-260
• /
• 2020

The main purpose to introduce model based controller in proposed control technique is to provide better and fast learning of the floating dynamics by means of fuzzy logic controller and also cancelling effect of nonlinear terms of the system. An iterative adaptive dynamic programming algorithm is proposed to deal with the optimal trajectory-tracking control problems for autonomous underwater vehicle (AUV). The optimal tracking control problem is converted into an optimal regulation problem by system transformation. Then the optimal regulation problem is solved by the policy iteration adaptive dynamic programming algorithm. Finally, simulation example is given to show the performance of the iterative adaptive dynamic programming algorithm.

• 제어로봇시스템학회:학술대회논문집
• /
• 2001.10a
• /
• pp.36.6-36
• /
• 2001

The problem of robot navigation and control is a complex task. Its complexity and characteristics depends on the characteristics of the environment robot inhabits, robot construction (mechanical abilities to move, sense) and the job the robot is supposed to do. In this paper we propose a hybrid programming approach to mobile robot navigation and control in an indoor environment. In our approach we used declarative, procedural, and object oriented programming paradigms and we utilized some advantages of our distributed computing architecture. The programming languages corresponding to the paradigms we used were C, C++ and Prolog. In the paper we present some details of our mobile robot hardware and software structure, focusing on the software design and implementation.

• Journal of Information Processing Systems
• /
• v.18 no.1
• /
• pp.159-172
• /
• 2022

The role of the interconnect network, which connects computing nodes to each other, is important in high-performance computing (HPC) systems. In recent years, the peripheral component interconnect express (PCIe) has become a promising interface as an interconnection network for high-performance and cost-effective HPC systems having the features of non-transparent bridge (NTB) technologies. OpenSHMEM is a programming model for distributed shared memory that supports a partitioned global address space (PGAS). Currently, little work has been done to develop the OpenSHMEM library for PCIe-interconnected HPC systems. This paper introduces a prototype implementation of the OpenSHMEM library through a switchless interconnect network using PCIe NTB to provide a PGAS programming model. In particular, multi-interrupt, multi-thread-based data transfer over the OpenSHMEM shared memory model is applied at the implementation level to reduce the latency and increase the throughput of the switchless ring network system. The implemented OpenSHMEM programming model over the PCIe NTB switchless interconnection network provides a feasible, cost-effective HPC system with a PGAS programming model.

• The Journal of Information Technology and Database
• /
• v.7 no.2
• /
• pp.33-45
• /
• 2000

Uniview system is a client-server system that runs on heterogeneous distributed systems and supports the debugging of various kinds of programs. Its client system provides a unified debugging concept and interface on various debuggers of heterogeneous hosts. Its server system provides debugging services and features openness and scalability by interoperating with one or more debugger processes existing on the same host. Based on FSF(Free Software Foundation)'s gdb and Sun Microsystems's dbx. Uniview system supports C/C++ programming language in various UNIX environments as well as Windows environments. The proposed system was designed and implemented to support the JAVA language, which is prevalently used in recent heterogeneous distributed systems and was partly extended to make a clear analysis of JAVA class file structure. Sun Microsystems's Jdb supplied as a JAVA debugger has very limited functions compared to other programming language debugger. In this paper, Uniview as a JAVA debugging system was implemented to provide debugging technologies which are necessary to debug Java applications but missing in current JAVA language as well as to provide its users with various information.

• Journal of Electrical Engineering and Technology
• /
• v.6 no.4
• /
• pp.573-579
• /
• 2011

To meet the scalability and performance requirements of data analyses, which often involve voluminous data, efficient parallel or concurrent algorithms and frameworks are essential. We present a high-performance Korean morphological analyzer which employs the MapReduce framework on the graphics processing unit (GPU). MapReduce is a programming framework introduced by Google to aid the development of web search applications on a large number of central processing units (CPUs). GPUs are designed as a special-purpose co-processor. Their programming interfaces are typically formulated for graphics applications. Compared to CPUs, GPUs have greater computation power and memory bandwidth; however, GPUs are more difficult to program because of the design of their architectures. The performance of the Korean morphological analyzer using the MapReduce framework on the GPU is evaluated in comparison with the CPU-based model. The proposed Korean Morphological analyzer shows promising scalable performance on distributed computing with the GPU.

• Journal of Power Electronics
• /
• v.9 no.6
• /
• pp.919-928
• /
• 2009

Microgrids (MGs) are typically comprised of distributed generators (DGs) including renewable energy sources (RESs), storage devices and controllable loads, which can operate in either interconnected or isolated mode from the main distribution grid. This paper introduces a novel dynamic programming (DP) approach to MG optimization which takes into consideration the coordination of energy supply in terms of heat and electricity. The DP method has been applied successfully to several cases in power system operations. In this paper, a special emphasis is placed on the uncontrollability of RESs, the constraints of DGs, and the application of demand response (DR) programs such as directed load control (DLC), interruptible/curtaillable (I/C) service, and/or demand-side bidding (DSB) in the deregulated market. Finally, in order to illustrate the optimization results, this approach is applied to a couple of examples of MGs in a certain configuration. The results also show the maximum profit that can be achieved.

• Journal of the Korean Operations Research and Management Science Society
• /
• v.39 no.4
• /
• pp.19-31
• /
• 2014

We study parallel processing techniques for the R programming language of high performance computing technology. In this study, we used massively parallel computing system which has 25,408 cpu cores. We conducted a performance evaluation of a distributed memory system using MPI and of a the shared memory system using OpenMP. Our findings are summarized as follows. First, For some particular algorithms, parallel processing is about 150 times faster than serial processing in R. Second, the distributed memory system gets faster as the number of nodes increases while shared memory system is limited in the improvement of performance, due to the limit of the number of cpus in a single system.