• Title/Summary/Keyword: direct downconversion

Search Result 3, Processing Time 0.018 seconds

A Complex Bandpass Sampling Method for Downconversion of Multiple Bandpass Signals (다중 대역통과 신호의 하향변환을 위한 Complex Bandpass Sampling 기법)

  • Bae, Jung-Hwa;Ha, Won;Park, Jin-Woo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.9C
    • /
    • pp.913-921
    • /
    • 2005
  • A complex bandpass sampling technique can provide a more flexible architecture for designing a software- defined radio(SDR) system, because it has several advantageous features of larger sampling range and lower minimum sampling frequency than a real bandpass sampling method. In spite of the potential advantages of the complex bandpass sampling, solid investigation for the direct downconversion of multiple signals by the complex sampling theory has not been reported yet. Thus, we propose in this paper a novel scheme for the downconversion of multiple signals using the complex bandpass sampling, and develop the formulae related to the complex bandpass sampling for practical usage, such as the valid sampling range, the intermediate frequency (If), and the minimum sampling frequency of the downconversion of multiple RE signals. Such derived formulae are verified from simulations.

An Integrated High Linearity CMOS Receiver Frontend for 24-GHz Applications

  • Rastegar, Habib;Ryu, Jee-Youl
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.5
    • /
    • pp.595-604
    • /
    • 2016
  • Utilizing a standard 130-nm CMOS process, a RF frontend is designed at 24 GHz for automotive collision avoidance radar application. Single IF direct conversion receiver (DCR) architecture is adopted to achieve high integration level and to alleviate the DCR problem. The proposed frontend is composed of a two-stage LNA and downconversion mixers. To save power consumption, and to enhance gain and linearity, stacked NMOS-PMOS $g_m$-boosting technique is employed in the design of LNA as the first stage. The switch transistors in the mixing stage are biased in subthreshold region to achieve low power consumption. The single balanced mixer is designed in PMOS transistors and is also realized based on the well-known folded architecture to increase voltage headroom. This frontend circuit features enhancement in gain, linearity, and power dissipation. The proposed circuit showed a maximum conversion gain of 19.6 dB and noise figure of 3 dB at the operation frequency. It also showed input and output return losses of less than -10 dB within bandwidth. Furthermore, the port-to-port isolation illustrated excellent characteristic between two ports. This frontend showed the third-order input intercept point (IIP3) of 3 dBm for the whole circuit with power dissipation of 6.5 mW from a 1.5 V supply.

Complex Bandpass Sampling Technique and Its Generalized Formulae for SDR System (SDR 시스템을 위한 Complex Bandpass Sampling 기법 및 일반화 공식의 유도)

  • Bae, Jung-Hwa;Ha, Won;Park, Jin-Woo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.7C
    • /
    • pp.687-695
    • /
    • 2005
  • A bandpass sampling technique, which is a method directly downconverting a bandpass signal to a baseband or a low IF signal without analog mixers, can be an alterative choice for the SDR system to minimize the RF front-end. In this paper, a complex bandpass sampling technique for two bandpass-filtered signals is proposed. We derived generalized formulae for the available sampling range, the signal's IF and the minimum sampling frequency taking into consideration the guard-bands for the multiple RE signals. Thru the simulation experiments, the advantages of the . complex bandpass sampling over the pre-reported real bandpass sampling are investigated for applications in the SDR design.