• Title/Summary/Keyword: deep implantation

Search Result 46, Processing Time 0.021 seconds

The Impact of N-Ion Implantation on Deep-Level Defects and Carrier Lifetime in 4H-SiC SBDs (N-이온주입이 4H-SiC SBDs의 깊은 준위 결함 및 소수 캐리어 수명에 미치는 영향)

  • Myeong-cheol Shin;Geon-Hee Lee;Ye-Hwan Kang;Jong-Min Oh;Weon Ho Shin;San-Mo Koo
    • Journal of IKEEE
    • /
    • v.27 no.4
    • /
    • pp.556-560
    • /
    • 2023
  • In this study, the impact of Nitrogen implantation process on deep-level defects and lifetime in 4H-SiC Epi surfaces was comparatively analyzed. Deep Level Transient Spectroscopy (DLTS) and Time Resolved Photoluminescence (TR-PL) were employed to measure deep-level defects and carrier lifetime. As-grown Schottky Barrier Diodes (SBDs) exhibited energy levels at 0.16 eV, 0.67 eV, and 1.54 eV, while for implantation SBD, defects at 0.15 eV were observed. This indicates a reduction in defects associated with energy levels Z1/2 and EH6/7, known as lifetime killers, as impurities from nitrogen implantation replace titanium and carbon vacancies.

A Study on DIBL Characteristics in Deep Sub-Half Micron PMOSFETs (Deep Sub-Half Micron PMOSFETs의 DIBL 특성에 관한 연구)

  • 신희갑;류찬영;이철인;서용진;김태형;장의구
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1995.11a
    • /
    • pp.232-235
    • /
    • 1995
  • To improve the DIBL characteristics of deep sub micron BC PMOSFETs, the methods of DCI(Deep Channel Implantation) and Hale Implantation have been reported. In this study, using the process simulator TSUPREM4, we simulated the 0.25$\mu\textrm{m}$ and 0.45$\mu\textrm{m}$ gate length BC PMOSFETs applying the both methods to improve the DIBL characteristics, and their electric characteristics were compared to find the mothod suitable far deep sub-half micron BC PMOSFETs, using the device simulator MEDICI. So we found out that the method of Halo Implantation could be applied to deep sub-half micron BC PMOSFETs for 255 Mbit DRAM.

  • PDF

Diffusion Model of Aluminium for the Formation of a Deep Junction in Silicon (실리콘에서 깊은 접합의 형성을 위한 알루미늄의 확산 모델)

  • Jung, Won-Chae
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.33 no.4
    • /
    • pp.263-270
    • /
    • 2020
  • In this study, the physical mechanism and diffusion effects in aluminium implanted silicon was investigated. For fabricating power semiconductor devices, an aluminum implantation can be used as an emitter and a long drift region in a power diode, transistor, and thyristor. Thermal treatment with O2 gas exhibited to a remarkably deeper profile than inert gas with N2 in the depth of junction structure. The redistribution of aluminum implanted through via thermal annealing exhibited oxidation-enhanced diffusion in comparison with inert gas atmosphere. To investigate doping distribution for implantation and diffusion experiments, spreading resistance and secondary ion mass spectrometer tools were used for the measurements. For the deep-junction structure of these experiments, aluminum implantation and diffusion exhibited a junction depth around 20 ㎛ for the fabrication of power silicon devices.

Consideration of Vertical Position for predictable posterior implant - Deep implantation for Implant Biologic width (예지성 있는 구치부 임플란트를 위한 임플란트의 수직적 깊이에 대한 고려 Implant Biologic width를 위한 Deep Implantation)

  • Yun, Woo-Hyuk
    • Journal of the Korean Academy of Esthetic Dentistry
    • /
    • v.28 no.1
    • /
    • pp.27-41
    • /
    • 2019
  • For predictable posterior implants, appropriate soft tissue thickness, called the biologic width, is required around the implant for crestal bone stability. In order to do so, it seems that there are many cases where the implant should be positioned deeper than the depth that we previously thought was appropriate or inevitable limit. I would like to share my clinical experience about the vertical position of the posterior implant with the case reports and the related surgical technique.

Control of Defect Produced in a Retrograde Triple Well Using MeV Ion Implantation (MeV 이온주입에 의한 Retrograde Triple-well 형성시 발생하는 결합제어)

  • 정희석;고무순;김대영;류한권;노재상
    • Proceedings of the Korean Institute of Navigation and Port Research Conference
    • /
    • 2000.11a
    • /
    • pp.17-20
    • /
    • 2000
  • This study is about a retrograde triple well employed in the Cell tr. of next DRAM and flash memory. triple well structure is formed deep n-well under the light p-well using MeV ion implantation. MeV P implanted deep n-well was observed to show greatly improved characteristics of electrical isolation and soft error. Junction leakage current, however, showed a critical behavior as a function of implantation and annealing conditions. {311} defects were observed to be responsible for the leakage current. {311} defects were generated near the R$\sub$p/ (projected range) region and grown upward to the surface during annealing. This is study on the defect behavior in device region as a function of implantation and annealing conditions.

  • PDF

Control of Defect Produced in a Retrograde Triple Well Using MeV Ion Implantation (MeV 이온주입에 의한 Retrograde Triple-well 형성시 발생하는 결함제어)

  • 정희석;고무순;김대영;류한권;노재상
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.11a
    • /
    • pp.17-20
    • /
    • 2000
  • This study is about a retrograde triple well employed in the Cell tr. of next DRAM and flash memory. Triple well structure is formed deep n-well under the light p-well using MeV ion implantation. MeV P implanted deep n-well was observed to show greatly improved characteristics of electrical isolation and soft error. Junction leakage current, however, showed a critical behavior as a function of implantation and annealing conditions. {311} defects were observed to be responsible for the leakage current. {311} defects were generated near the R$\_$p/ (Projected range) region and grown upward to the surface during annealing. This is study on the defect behavior in device region as a function of implantation and annealing conditions.

  • PDF

The Effects of high Energy(1.5MeV) B+ ion Implantation and Initial Oxygen Concentration Upon Deep Level in CZ Silicon Wafer (고 에너지 (1.5 MeV) Boron 이온 주입과 초기 산소농도 조건이 깊은 준위에 미치는 영향에 관한 연구)

  • Song, Yeong-Min;Mun, Yeong-Hui;Kim, Jong-O
    • Korean Journal of Materials Research
    • /
    • v.11 no.1
    • /
    • pp.55-60
    • /
    • 2001
  • The effect of high energy B ion implantation and initial oxygen concentration upon defect formation and gettering of metallic impurities in Czochralski silicon wafer has been studied by applying DLTS( Deep Level Transient Spectroscopy), SIMS(Secondary ton Mass Spectroscopy), BMD (Bulk Micro-Defect) analysis and TEM(Transmission Electron Microscopy). DLTS results show the signal of the deep levels not only in as-implanted samples but also in low and high temperature annealed samples. Vacancy-related deep levels in as- implanted samples were changed to metallic impurities-related deep levels with increase of annealing temperature. In the case of high temperature anneal, by showing the lower deep level concentration with increase of initial oxygen concentration, high initial oxygen concentration seems to be more effective compared with the lower initial oxygen one.

  • PDF

Stabilization of Modified Deceleration Mode for Improvement of Low-energy Ion Implantation Process (저 에너지 이온 주입의 개선을 위한 변형된 감속모드 이온 주입의 안정화 특성)

  • 서용진;박창준;김상용
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.16 no.3
    • /
    • pp.175-180
    • /
    • 2003
  • As the integrated circuit device shrinks to the deep submicron regime, the ion implantation process with high ion dose has been attracted beyond the conventional ion implantation technology. In particular, for the case of boron ion implantation with low energy and high dose, the stabilization and throughput of semiconductor chip manufacturing are decreasing because of trouble due to the machine conditions and beam turning of ion implanter system. In this paper, we focused to the improved characteristics of processing conditions of ion implantation equipment through the modified deceleration mode. Thus, our modified recipe with low energy and high ion dose can be directly apply in the semiconductor manufacturing process without any degradation of stability and throughput.

Chronological Changes of C-Reactive Protein Levels Following Uncomplicated, Two-Staged, Bilateral Deep Brain Stimulation

  • Kim, Jae-hun;Ha, Sang-woo;Choi, Jin-gyu;Son, Byung-chul
    • Journal of Korean Neurosurgical Society
    • /
    • v.58 no.4
    • /
    • pp.368-372
    • /
    • 2015
  • Objective : The occurrence of acute cerebral infection following deep brain stimulation (DBS) is currently being reported with elevation of C-reactive protein (CRP) level. The aim of the present study was to establish normal range of the magnitude and time-course of CRP increases following routine DBS procedures in the absence of clinical and laboratory signs of infection. Methods : A retrospective evaluation of serial changes of plasma CRP levels in 46 patients undergoing bilateral, two-staged DBS was performed. Because DBS was performed as a two-staged procedure involving; implantation of lead and internal pulse generator (IPG), CRP was measured preoperatively and postoperatively every 2 days until normalization of CRP (post-lead implantation day 2 and 4, post-IPG implantation day 2, 4, and 6). Results : Compared with preoperative CRP levels ($0.12{\pm}0.17mg/dL$, n=46), mean CRP levels were significantly elevated after lead insertion day 2 and 4 ($1.68{\pm}1.83mg/dL$, n=46 and $0.76{\pm}0.38mg/dL$, n=16, respectively, p<0.001). The mean CRP levels at post-lead implantation day 2 were further elevated at post-IPG implantation day 2 ($3.41{\pm}2.56mg/dL$, n=46, respectively, p<0.01). This elevation in post-IPG day 2 rapidly declined in day 4 ($1.24{\pm}1.29mg/dL$, n=46, p<0.05) and normalized to preoperative value at day 6 ($0.42{\pm}0.33mg/dL$, n=46, p>0.05). Mean CRP levels after IPG implantation were significantly higher in patients whose IPGs were implanted at post-lead day 3 than those at post-lead day 5-6 ($3.99{\pm}2.80mg/dL$, n=30, and $2.31{\pm}1.56mg/dL$, n=16, respectively, p<0.05). However, there was no difference in post-IPG day 2 and 4 between them (p>0.05). Conclusion : The mean postoperative CRP levels were highest on post-IPG insertion day 2 and decreased rapidly, returning to the normal range on post-IPG implantation day 6. The duration of post-lead implantation period influenced the magnitude of CRP elevation at post-IPG insertion day 2. Information about the normal response of CRP following DBS could help to avoid unnecessary diagnostic and therapeutic efforts.

A Study on Improvement Latch-up immunity and Triple Well formation in Deep Submicron CMOS devices (Deep Submicron급 CMOS 디바이스에서 Triple Well 형성과 래치업 면역 향상에 관한 연구)

  • 홍성표;전현성;강효영;윤석범;오환술
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.35D no.9
    • /
    • pp.54-61
    • /
    • 1998
  • A new Triple well structure is proposed for improved latch-up immunity at deep submicron CMOS device. Optimum latch-up immunity process condition is established and analyzed with varying ion implantation energy and amount of dose and also compared conventional twin well structure. Doping profile and structure are investigated using ATHENA which is process simulator, and then latch-up current is calculated using ATLAS which is device simulator. Two types of different process are affected by latch-up characteristics and shape of doping profiles. Finally, we obtained the best latch-up immunity with 2.5[mA/${\mu}{m}$] trigger current using 2.5 MeV implantation energy and 1$\times$10$^{14}$ [cm$^{-2}$ ] dose at p-well

  • PDF