• Title/Summary/Keyword: complementary switching transmitter

Search Result 2, Processing Time 0.017 seconds

An Inductive-coupling Link with a Complementary Switching Transmitter and an Integrating Receiver

  • Jeong, Youngkyun;Kim, Hyun-Ki;Kim, Sang-Hoon;Kwon, Kee-Won;Chun, Jung-Hoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.2
    • /
    • pp.227-234
    • /
    • 2014
  • A transceiver for a high-speed inductive-coupling link is proposed. The bi-phase modulation (BPM) signaling scheme is used due to its good noise immunity. The transmitter utilizes a complementary switching method to remove glitches in transmitted data. To increase the timing margin on the receiver side, an integrating receiver with a pre-charging equalizer is employed. The proposed transceiver was implemented via a 130-nm CMOS process. The measured timing window for a $10^{-12}$ bit error rate (BER) at 1.8 Gb/s was 0.33 UI.

High Speed Inductive Link Using Complementary Switching Transmitter and Integrating Receiver (상보적으로 스위칭하는 송신기와 적분형 수신기를 이용한 고속 인덕티브 링크)

  • Kim, Hyun-Ki;Roh, Joon-Wan;Chun, Young-Hyun;Kwon, Kee-Won;Chun, Jung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.12
    • /
    • pp.37-44
    • /
    • 2011
  • This paper presents the method of improving the data rate and BER in the inductive coupling link using a BPM signaling method. A complementary switching transmitter is used to remove invalid glitches at transmitted data, and the concept of pre-distortion is introduced to optimize received data. Also, an integrating receiver is used to increase the sampling margin and equalizing transistors are added in the pre-charge path of the integrator and comparator for high frequency operation. The transceiver designed with a 0.13 um CMOS technology operates at 2.4 Gb/s and consumes 5.99 mW from 1.2 V power supply.