

# An Inductive-coupling Link with a Complementary Switching Transmitter and an Integrating Receiver

Youngkyun Jeong<sup>1</sup>, Hyun-Ki Kim<sup>2</sup>, Sang-Hoon Kim<sup>3</sup>, Kee-Won Kwon<sup>3</sup>, and Jung-Hoon Chun<sup>3</sup>

**Abstract**—A transceiver for a high-speed inductive-coupling link is proposed. The bi-phase modulation (BPM) signaling scheme is used due to its good noise immunity. The transmitter utilizes a complementary switching method to remove glitches in transmitted data. To increase the timing margin on the receiver side, an integrating receiver with a pre-charging equalizer is employed. The proposed transceiver was implemented via a 130-nm CMOS process. The measured timing window for a  $10^{-12}$  bit error rate (BER) at 1.8 Gb/s was 0.33 UI.

**Index Terms**—Inductive link, Bi-phase modulation, BPM, complementary switching, integrating receiver

## I. INTRODUCTION

Printed circuit board (PCB)-based 2D systems have limitations in terms of bandwidth and power efficiency due to their long signal paths. A popular method of shortening the signal paths is stacking chips with micro-bumps or using Through-Silicon Vias (TSV). Micro-bumps connect the balls of the stacked chips in a face-to-face configuration, which makes it challenging to stack

more than 3 chips. TSVs are likely more suitable for stacking a large number of chips, but their implementation is expensive due to the additional processes, reliability problems, and yield loss. On the other hand, proximity wireless communication methods such as capacitive-coupling and inductive-coupling do not suffer from problems associated with making mechanical contacts. Such schemes also have less contact-loading and allow for the minimization or removal of electro-static discharge (ESD) protection circuits. However, capacitive-coupling has several restrictions in that it cannot be used unless the chips are stacked face-to-face and it cannot provide a large transmitting power over long distances in scaled processes with low supply voltages because the signal strength is determined by the supply voltage. In contrast, inductive-coupling is a current-driven scheme and thus, the transmit power can be increased for a long distance channel, even at low supply voltages, by increasing the current [1, 2]. In addition, the transmission gain can be enhanced by increasing the mutual inductance between two coils. However, the aforementioned solutions are not favorable because they require large power consumption or a large chip area. Furthermore, larger inductors accompany a larger parasitic capacitance and resistance, which comprises the low pass filter, thereby degrading signal transmission [2]. To overcome these limitations and accelerate the adoption of inductive-coupling links in many applications, we must refine the transmit signals and eliminate possible glitches rather than overpower the signal. For reliable signal sensing in a noisy environment, the sampling time window of conventional inductive-coupling links must also be widened. In this work, the two main signaling methods for inductive coupling links,

---

Manuscript received Oct. 8, 2013; accepted Dec. 30, 2013


This work was supported by the MKE, Korea, under the ITRC support program supervised by the NIPA (NIPA-2013-(H0301-13-1013)). Chip fabrication and EDA tools were supported by the IC Design Education Center at KAIST.

<sup>1</sup> College of Information & Communication Engineering, Sungkyunkwan University, Suwon, Korea, and with Samsung Electronics, Yongin, Korea.

<sup>2</sup> Samsung Electronics, Hwasung, Korea.

<sup>3</sup> College of Information & Communication Engineering, Sungkyunkwan University, Suwon, Korea.

E-mail : jhchun@skku.edu



**Fig. 1.** Conventional BPM inductive-link (a) schematic, (b) simulated waveforms with a 1-Gb/s data rate.

non-return-to-zero (NRZ) and bi-phase modulation (BPM) signaling are reviewed in Section II. Both a transmitter structure that can improve the quality of the transmitted signal and a receiver circuit that dramatically widens the data sampling time window are then proposed. Especially, we first recognize the effectiveness of the integrating receiver [8, 9] in the BPM inductive link and successfully demonstrate its superior performance. Circuit details are discussed along with the simulation results in Section III, while the measurement results are given in Section IV. Lastly, conclusions from our work are presented in Section V.

## II. INDUCTIVE-COUPLING SYSTEM WITH BPM SIGNALING

### 1. Conventional Inductive-Coupling Systems

In the NRZ inductive-coupling system, signal coupling occurs only when the transmit signal is in transition, i.e., rising or falling. Because there is no switching activity when identical data are transmitted, the NRZ system consumes relatively low power. However, there is a high risk of false data detection when the noise level exceeds

the sensitivity of the receiver. Consequently, the NRZ system has a larger bit error rate (BER) in noisy environments [3, 4]. BPM signaling can be used to overcome some of the problems related to inductive links with NRZ signaling. Fig. 1 shows a simplified schematic and the signal waveforms of a conventional BPM inductive link. Pulse trains ( $Txclks$ ) for the transmitter are first generated from a clock. When  $Txclks$  is low,  $I_T$  flows through the  $Tx$  inductor upward or downward depending on the polarity of the transmitted data ( $Tx-IN$ ). The  $I_T$  pulses are then coupled to  $Rx$  as the voltage signal,  $V_R (= V_{IN} - V_{IP})$ . The voltage signal is ultimately sampled at the sampling window shown in Fig. 1(b) and converted to a CMOS-level signal ( $Rx-OUT$ ) by a sense-amplifier type comparator. In contrast to the NRZ system, a voltage signal ( $V_R$ ) is generated on the receiver side even when  $Tx-IN$  is not changed. Thus, the risk of false detection is greatly reduced. Here, the polarity of  $V_R$  is determined by  $Tx-IN$ . The topology in Fig. 1(a) has been successfully used for low frequencies up to 1 GHz [5, 6]. However, the operation frequency of the conventional BPM structure is limited due to a number of reasons. First, the valid sampling time window at the receiver is too narrow, as denoted in Fig. 1(b). The valid window of  $V_R$  is determined by the short duration of the  $I_T$  transition. For example, the sampling timing margin of the conventional BPM system [5, 6] in Fig. 1 is only about 0.1 UI ( $\sim 100$  ps) with a 1 GHz operating frequency. Second, unexpected  $Tx$  glitch noise limits the operating speed.  $I_T$  is not supposed to appear when  $Txclks$  stays high. However, glitches in  $I_T$  are observed when  $Txclks$  is high and  $Tx-IN$  is inverted. The parasitic capacitors of the inductor and switching devices at the two ends of the inductor also serve as sources and sinks of charge when  $Tx-IN$  is inverted, leading to the formation of an undesired path for  $I_T$ . The  $I_T$  glitch can be interpreted as inter-symbol interference and it must be resolved before the next sampling event. Otherwise, the data rate will be limited.

### 2. Proposed Transceiver for BPM Inductive Links

Given the narrow sampling window at the receiver, it is hard to correctly position the sampling clock edge. In addition, noise and jitter further reduce the timing margin under real operating conditions. To precisely control the

clock edge, we must increase the complexity of the circuit with feedback loops [7] and improve the resolution of the phase interpolator in the clock generator. Oversampling is another solution, but it consumes a large amount of power and circuit area and it may not work with such a narrow timing window. Instead of refining the sampling clock and precisely positioning its edge, widening the sampling window can be viewed as a much easier option. To expand the timing window of BPM inductive links, we adopted the integrating receiver structure [8, 9] shown in Fig. 2. In the proposed receiver, an integrator is inserted between the front-end receiver (pre-amplifier) and the sampler. A simplified schematic of the integrator and the conceptual waveforms are displayed in Figs. 2(b) and (c). When  $Rxclk$  is low, the coupled data,  $V_{IN\_N/P}$ , and integrator input data,  $V_{AMP\_OUTN/P}$ , are not valid, and then the two capacitors,  $C$ , are pre-charged to the same level. However, when  $Rxclk$  is high, the pre-charging switches are opened. The current,  $I$ , is then directed by  $V_{IN\_N/P}$  and the voltage difference between  $V_{ITG\_OUTP}$  and  $V_{ITG\_OUTN}$  represents the integration of ' $V_{IN\_P} - V_{IN\_N}$ '. Finally, the sampler samples and holds the output of the integrator. As shown in Fig. 2(c), the sampling timing margin with the integrator can be increased significantly when compared to that in the case without an integrator.

It is relatively simple to eliminate  $I_T$  glitches from  $Tx$ . By gating  $Tx\_IN$  with  $Txclk$  for both the NMOS and PMOS transistors in the driver, we can reduce  $I_T$  glitches


caused by  $Tx\_IN$  transitions. We can further refine the  $I_T$  waveforms by providing additional DC paths when all switches are turned off. In the next section, details regarding the circuit of the proposed receiver and transmitter will be provided after the overall transceiver architecture is described.

### III. CIRCUIT IMPLEMENTATION

#### 1. Transceiver Architecture

Fig. 3 shows the test system with the proposed 1.8-Gb/s inductive link, which consists of  $Tx$ ,  $Rx$ , and two identical inductors. Each inductor has a 6.3-nH inductance and occupies an area of  $390 \times 390 \mu\text{m}^2$ . In  $Tx$ , the internal phase-locked loop (PLL) provides 1.8-GHz 4-phase clocks ( $0^\circ$ ,  $90^\circ$ ,  $180^\circ$ , and  $270^\circ$ ). Parallel random data from the pseudo random binary sequence (PRBS) generator are serialized to 1.8-Gb/s serial data by the 16:1 serializer and synchronized with the  $0^\circ$  PLL output clock. The BPM pulse generator produces a short pulse train ( $Txclk$ s) using the multi-phase clocks, and converts the serialized data to complimentary signals ( $Tx\_IN$  and  $Tx\_INb$ ). In the  $Tx$  driver,  $Tx\_IN$  and  $Tx\_INb$  are gated by  $Txclk$ s and inject bi-phase current pulses ( $I_T$ ) into the inductor.  $I_T$  transitions are coupled to the inductor on the  $Rx$  side, and induce  $V_R$  at the receiver input. The pre-driver then amplifies  $V_R$  and passes it to the integrator. As described in Section II, the integrator expands the valid time window for the subsequent sampler. Finally, the sampler recovers the signal to the CMOS level. Operation timings of the integrator and sampler are controlled by the retimed clocks from the sensing signal generator.

Assuming that the  $Tx$  and  $Rx$  will eventually be integrated in a package, a common reference clock is routed to both  $Tx$  and  $Rx$  in the test system. The optimum phase of the sampling clock ( $Sense$ ) can be determined by the phase adjustment block at initialization [9]. In the calibration mode, the transmitter sends deterministic test patterns from the PRBS generator over the data link. The received signals are then sampled by the clock of which the phase is tuned by the phase interpolator. The sampled data are deserialized and compared with the pre-determined PRBS data. Changing the phase interpolator setting and monitoring the number of errors from the



**Fig. 2.** Inductive link with an integrating receiver (a) block diagram of the link, (b) the simplified integrator, (c) conceptualized operation of the integrator.




Fig. 3. Implemented inductive link block diagram.

PRBS checker, the left and right edges of the timing window are determined. Finally, the Phase Interpolator (PI) setting is adjusted so that the sampling clock edge is located at the center of the timing window. For the characterization purpose, the phase interpolator setting can also be controlled by the external registers.

2. Complementary Switching Tx

Fig. 4(a) shows a schematic of the complementary switching Tx driver modified from the conventional BPM driver in Fig. 1(a). Here,  $Txclk$  is a 1.8-GHz clock with a 75% duty-cycle ratio. That is, it stays high between  $0^\circ$  and  $270^\circ$ , and goes low between  $270^\circ$  and  $360^\circ$ .  $Tx-IN$  and  $Tx-INb$  are passed to the gates of the PMOS and NMOS transistors and the  $I_T$  current path is formed through the inductor only when  $Txclk$  is low. Because the inputs for the PMOS switches (MP0 and MP1) are gated by  $Txclksb$ , glitches due to  $Tx-IN/b$  transitions do not appear in the proposed structure. As shown in Fig. 4(b), glitches associated with the conventional driver are transmitted to the input of the receiver ( $V_{IP}/V_{IN}$ ) and then amplified by the pre-driver. With a relatively low data rate (e.g., 1.8 Gb/s), the impact of this glitch can be resolved before the next bit arrives at the receiver. However, as the data rate increases, the timing margin before the next bit decreases as shown in Fig. 4(b). On the other hand, the proposed complementary switching Tx is glitch-free and thus, inter-symbol interference (ISI) due to the glitch is not observed. In the conventional driver, the inductor nodes become floating when both the PMOS and NMOS switches are turned off. To prevent noise coupling through the inductor during this floating period, three additional resistors ( $R0$ ,  $R1$ , and  $R2$ )






Fig. 4. Proposed complementary switching transmitter (a) schematic, (b) simulation with a conventional TX.

provide DC paths from the inductor to the power supply. In addition, the added resistors reduce the Q-factor of the LC tank which consists of an inductor and parasitic capacitors at its ports. The resistance values are determined as follows. The resistance must be large enough so as not to steal current from the inductor. However, an excessively large resistance leads to a Q-factor that is undesirably high, resulting in underdamped transient responses and  $I_T$  ringing behavior. In the implemented structure, the  $R0$  and  $R1$  values were determined as 5.3 k $\Omega$ . With this value,  $I_T$  itself is slightly underdamped, but compensates for the bandwidth limitation of the pre-amplifier at the receiver. By digitally controlling  $V_{C0}$ ,  $V_{C1}$ , and  $V_{C2}$ , the peak value of


$I_T$  can be adjusted from 2 mA to 4, 6, 8, 10, and 12 mA according to the communication distance.

### 3. Integrating Rx

Figs. 5(a) and (b) show the schematics of the implemented integrating receiver, which consists of 3 stages: the pre-amplifier, the integrator, and the sampler. The signals in the  $T_x$  and  $R_x$  data paths and their timing relationships are displayed in Fig. 6. The pre-amplifier amplifies small inductively-coupled signals,  $V_{IP/N}$ , to the integrator inputs,  $V_{AMP\_OUTP/N}$ . The 3-dB bandwidth of the pre-amplifier is set close to the operating frequency of 1.8 GHz. Therefore, the pre-amplifier shows weak integrating behavior. That is, initial peaking of  $V_{IP/N}$  is effectively amplified, while the subsequent invalid small ringings are attenuated. However, the pre-amplified BPM signals,  $V_{AMP\_OUTP/N}$ , still have very narrow sampling



**Fig. 5.** Integrating receiver (a) pre-driver and integrator, (b) sense-amp type comparator, (c) sensing signal generation logic.



**Fig. 6.** Conceptualized waveforms of the proposed inductive-link system.

timing windows, as denoted in Fig. 6. The integrator stage after the pre-amplifier significantly expands the sampling timing window, as mentioned in Section II. 2. When the pre-charging signal,  $Pchgb$ , is low, the integrator resets the voltage across the capacitors ( $C_{INT}$ ) to zero. The equalizing transistor (EQ) in the integrator is turned on as soon as  $Pchgb$  goes low, and it shorts the differential output nodes to expedite the pre-charging behavior. While the input data are valid,  $Pchgb$  becomes high and the pre-charging transistors (MP0, MP1) are turned off. At this point, the tail current is steered by ' $V_{AMP\_OUTN}-V_{AMP\_OUTP}$ ', and ' $V_{AMP\_OUTN}-V_{AMP\_OUTP}$ ' is integrated as the differential integrator output, ' $V_{ITG\_OUP}-V_{ITG\_OUTN}$ '. As shown in Fig. 6, the valid timing window of ' $V_{ITG\_OUP}-V_{ITG\_OUTN}$ ' is significantly expanded when compared to that of ' $V_{AMP\_OUTN}-V_{AMP\_OUTP}$ '. For the next sampling stage, a sense-amp-type comparator is used. The integrator outputs are sampled when the sampling clock,  $Sense$ , is high, and converted to CMOS level signals by the subsequent latch.

To guarantee stable operation of the comparator, the integrator outputs are held as  $V_{SMP\_INP/N}$  while  $Sense$  is high. The sampling timing margin can be estimated from the eye diagram of ' $V_{ITG\_OUP}-V_{ITG\_OUTN}$ ', as shown in Fig. 7(a). The eye diagram of ' $V_{ITG\_OUP}-V_{ITG\_OUTN}$ ' appears wider than that of ' $V_{AMP\_OUTN}-V_{AMP\_OUTP}$ '. However, this opened eye does not accurately represent the actual timing margin because  $Pchgb$  and the integrating window are also shifted as the sampling clock ( $Sense$ ) edge moves. In this regard, the timing margin must be




Fig. 7. (a) Comparison of sampling window, (b) Sampler sensing margin.

estimated by shifting the sampling clock. By shifting the Rx sampling clock with 16 steps (P0~P15 in Fig. 7(b)) in a simulation, we measured the sampling timing margin. The eye diagrams of ' $V_{SMP\_INP} - V_{SMP\_INN}$ ' at P0, P4, P7, and P9 are also plotted with *Pchgb* and *Sense* rising edges. The sampling timing margin of the proposed receiver was about 312.5 ps (9/16 UI at 1.8 Gb/s), which is 2.5 times wider than that in the ideal case without an integrator.

#### IV. MEASUREMENT

The test chip and boards shown in Fig. 8(a) was fabricated using 130-nm CMOS technology. The Tx and Rx parts were assembled on two separate PCBs by a chip-on-board process. For the link test, the Tx and Rx PCBs are facing each other, as shown in Fig. 8(b), and the two bare silicon chips are in contact with one another. The thickness of the passivation layers between the face-to-face stacked inductors is 28  $\mu\text{m}$ , while the relative permeability of the passivation layers is approximately 1.0. Because inductor alignment is crucial for optimum coupling performance, all tests were conducted on a probe station with tunable aligners.

The measured BER bathtub curves with 1.5-Gb/s and




Fig. 8. (a) Photograph of the die, (b) link test setup.




Fig. 9. Measured BER of 1.5-Gb/s and 1.8-Gb/s data rates with  $2^7-1$  pattern




Fig. 10. Measured jitters of (a) the Tx PLL clock, (b) the Rx PI clock.

1.8-Gb/s data rates are shown in Fig. 9. With a  $2^7-1$  PRBS pattern, a BER of over  $10^{-12}$  was achieved, and the timing margin was 0.33 UI (=182 ps) at 1.8 Gb/s. To estimate the contribution of clock jitters in closing the timing margin of the link, the Tx and Rx clocks were monitored. The measured clock waveforms are shown in Fig. 10. The measured deterministic jitter (DJ) and random jitter (RJ) of the Tx clock (Tx PLL output) were 7.1 ps and 6.2 ps, respectively, while the Rx clock had a DJ of 18.6 ps and an RJ of 6.8 ps. The jitter of the Rx clock was slightly worse than that of the Tx clock because it goes through an additional phase interpolator. Assuming that the Tx and Rx clock jitters are uncorrelated, the calculated total jitter based on a  $10^{-12}$  BER [9] is about 117 ps (=0.21 UI). From the simulation

**Table 1.** Performance Summary

	Ref. [3]	Ref. [5]	Ref. [11]	Ref. [12]	This work
Technology	0.35 $\mu\text{m}$	0.18 $\mu\text{m}$	0.065 $\mu\text{m}$	0.13 $\mu\text{m}$	0.13 $\mu\text{m}$
Signaling	NRZ	BPM	4PAM*	MPM**	BPM
Data rate	1.25 Gb/s	1 Gb/s	2.5 Gb/s	1.2 Gb/s	1.8 Gb/s
Ch. Length	60 $\mu\text{m}$	30 $\mu\text{m}$	1 mm	1 mm	28 $\mu\text{m}$
Power per lane	46 mW @3.3V	2.89 mW @1.8V	15 mW @1.2V	4.7 mW @1.2V	3.44 mW @1.3V

\* PAM: Pulse Amplitude Modulation

\*\* MPM: Mono-Phase Modulation

results in Section III.C, the sampling time margin with the ideal clocks was determined to be about 312.5 ps. Therefore, the estimated timing margin is approximately 194.5 ps ( $=0.35$  UI for 1.8 Gb/s), which is close to the measured results in Fig. 9. The  $T_x$  and  $R_x$  consume 1.83 mW and 1.61 mW from a 1.3-V power supply, respectively. The measurement results are summarized and compared with other published findings in Table 1.

## V. CONCLUSIONS

A 1.8-Gb/s BPM inductive-coupling link with a complementary switching transmitter and an integrating receiver was proposed. Instead of sampling sharp and narrow signals at the receiver input, the proposed receiver integrates the input signals and samples relatively stabilized signals, which effectively widens the sampling time window and improves the noise immunity. The complementary switching transmitter also neatly shapes the transmitted signal by removing invalid glitches. A simulation showed that the proposed transceiver enlarges the timing margin by a factor of 2.5. To demonstrate the concept of the proposed transceiver, we constructed an inductive link with test chips mounted on PCBs. The  $T_x$  and  $R_x$  chips fabricated via a 0.13- $\mu\text{m}$  CMOS process consumed a total power of 3.44 mW when operating at 1.8 Gb/s. The measured timing margin for a BER of  $10^{-12}$  was 0.44 UI at 1.5 Gb/s and 0.33 UI at 1.8 Gb/s.

## REFERENCES

- [1] H. Cho, et al., "1.2Gb/s 3.9pJ/b Mono-Phase Pulse Modulation Inductive Coupling Transceiver for mm-Range Board-to-Board Communication" *ISSCC Dig. Tech. Papers*, pp. 202-203, Feb 2013.
- [2] H. Ishikuro, et al., "Wideband Inductive-coupling Interface for High-performance Portable System," *IEEE CICC*, pp. 13-20, Sep. 2007.
- [3] D. Mizoguchi et al., "A 1.2Gb/s/pin Wireless Superconnect based on Inductive Inter-Chip Signaling (IIS)," *IEEE ISSCC, Dig. Tech. Papers*, pp. 142-143, Feb. 2004.
- [4] N. Miura, et al., "Analysis and Design of Inductive Coupling and Transceiver Circuit for Inductive Inter-Chip Wireless Superconnect," *IEEE Journal of Solid-State Circuits*, vol. 40, no. 4, pp. 829-837, April 2005.
- [5] N. Miura, et al., "A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link," *IEEE ISSCC, Dig. Tech. Papers*, pp.424-425, Feb. 2006.
- [6] N. Miura, et al., "A 1Tb/s 3W Inductive-Coupling Transceiver for 3D-Stacked Inter-Chip Clock and Data Link," *IEEE Journal of Solid-State Circuits*, vol.42, no.1, pp.111-122, Jan. 2007.
- [7] M. Horowitz, "Current integrating receivers for high speed system interconnects," *IEEE CICC*, May 1995.
- [8] J. L. Zerbe, et al., "1.6 Gb/s/pin 4-PAM Signaling and Circuits for a Multidrop Bus," *IEEE Journal of Solid-State Circuits*, vol. 36, no. 5, pp.752-760, May 2001.
- [9] H. Lee, J.-H. Chun, et. al., "A 16Gb/s/link, 64GB/s bidirectional asymmetric memory interface," *IEEE Journal of Solid-State Circuits (JSSC)*, April 2009.
- [10] Y. Cai, et al., "Jitter Testing for Multi-Gigabit Backplane SerDes – Techniques to Decompose and Combine Various Types of Jitter," *Proceedings of IEEE International Test Conference*, pp. 700-709, 2002.
- [11] S. Kawai, et al., "A 2.5Gb/s/ch 4PAM Inductive-Coupling Transceiver for Non-Contact Memory Card," *ISSCC Dig. Tech.*, pp. 264-265, Feb. 2010.
- [12] H. Cho, et al., "1.2Gb/s 3.9pJ/b Mono-Phase pulse-Modulation Inductive-Coupling Transceiver for mm-Range Board-to-Board Communication," *ISSCC Dig. Tech.*, pp. 202-203, Feb. 2013.



**Youngkyun Jeong** received the B.S. degree in Inorganic material engineering from Hong-ik University, Korea, in 1999 and the M.S. degree in Electrical engineering from University of Texas at Arlington, USA, in 2003. He is a Ph.D. student

in Semiconductor Display engineering at Sungkyunkwan University co-working with Samsung Institute of Technology (SSIT), KOREA, from 2011. In 2005, he joined Samsung Electronics, Giheung, Korea, where he developed compact CDS read-out ADC circuits for SMIA compatible mobile CMOS image sensors. From 2008, he has been developed APS-C format CIS for DSLR and mirror-less camera. Now he is doing research on low-power high-speed serial links for battery powered applications.



**Hyun-Ki Kim** received the B.S. degree in Electrical Engineering from KOREA University, Korea, in 2003 and the M.S. degree in Semiconductor & Display Engineering from Sungkyunkwan University, Korea, in 2012. He joined Samsung

Electronics, Korea, in 2003, and he is working for DRAM development team as a memory core designer.



**Sang-Hoon Kim** received the B.S degree in Semiconductor system engineering from Sungkyunkwan University, Korea, in 2013. He is currently pursuing the Ph.D. degree at the same university. His research interests include analog and digital

circuit design for low-power and high-speed serial links.



**Kee-Won Kwon** received the B.S. degree in metallurgical engineering from Seoul National University, in 1988. He also received the M.S. degree in electrical engineering and the Ph.D. degree in materials science and engineering from Stanford

University, Stanford, CA, in 2000 and 2001, respectively. From 1990 to 1995, he had been with Samsung Electronics, Giheung, Korea, where he developed tantalum pentoxide dielectric thin films and successfully implemented into the commercial product of DRAM. In 2000, he worked for Maxim Integrated Products, Sunnyvale, CA where he had been involved in the two projects of data converting circuit design. He rejoined Samsung Electronics in 2001 and worked in the areas of high performance DRAM designs including Rambus DRAM and XDR DRAM. In 2007, he moved to Sungkyunkwan University where he is doing research on memory IP design and low power high speed circuit solutions for analog and mixed-signal devices.



**Jung-Hoon Chun** is an Associate Professor at Sungkyunkwan University, Korea. He received the B.S. and M.S. degrees in electrical engineering from Seoul National University, Korea, in 1998 and 2000, respectively. In 2006, he received the Ph.D. degree in

electrical engineering from Stanford University. From 2000 to 2001, he worked at Samsung Electronics where he developed BiCMOS RF front-end IC for wireless communication. From 2006 to 2008, he was with Rambus Inc. where he worked on high-speed serial interfaces such as FlexIOTM, XDRTM, XDR2TM etc. Dr. Chun also consults for several IC design and foundry companies in Korea and Silicon Valley. His current research includes high-speed serial link, on-chip ESD protection and I/O design, new memory devices, etc.