JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

An Inductive-coupling Link with a Complementary Switching Transmitter and an Integrating Receiver

  • Jeong, Youngkyun (College of Information & Communication Engineering, Sungkyunkwan University) ;
  • Kim, Hyun-Ki (Samsung Electronics) ;
  • Kim, Sang-Hoon (College of Information & Communication Engineering, Sungkyunkwan University) ;
  • Kwon, Kee-Won (College of Information & Communication Engineering, Sungkyunkwan University) ;
  • Chun, Jung-Hoon (College of Information & Communication Engineering, Sungkyunkwan University)
  • Received : 2013.10.08
  • Accepted : 2013.12.30
  • Published : 2014.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

A transceiver for a high-speed inductive-coupling link is proposed. The bi-phase modulation (BPM) signaling scheme is used due to its good noise immunity. The transmitter utilizes a complementary switching method to remove glitches in transmitted data. To increase the timing margin on the receiver side, an integrating receiver with a pre-charging equalizer is employed. The proposed transceiver was implemented via a 130-nm CMOS process. The measured timing window for a $10^{-12}$ bit error rate (BER) at 1.8 Gb/s was 0.33 UI.

Keywords

References

  1. H. Cho, et al., "1.2Gb/s 3.9pJ/b Mono-Phase Pulse Modulation Inductive Coupling Transceiver for mm-Range Board-to-Board Communication" ISSCC Dig. Tech. Papers, pp. 202-203, Feb 2013.
  2. H. Ishikuro, et al., "Wideband Inductive-coupling Interface for High-performance Portable System," IEEE CICC, pp. 13-20, Sep. 2007.
  3. D. Mizoguchi et al., "A 1.2Gb/s/pin Wireless Superconnect based on Inductive Inter-Chip Signaling (IIS)," IEEE ISSCC, Dig. Tech. Papers, pp. 142-143, Feb. 2004.
  4. N. Miura, et al., "Analysis and Design of Inductive Coupling and Transceiver Circuit for Inductive Inter-Chip Wireless Superconnect, " IEEE Journal of Solid-State Circuits, vol. 40, no. 4, pp. 829-837, April 2005. https://doi.org/10.1109/JSSC.2005.845560
  5. N. Miura, et al., "A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link," IEEE ISSCC, Dig. Tech. Papers, pp.424-425, Feb. 2006.
  6. N. Miura, et al., "A 1Tb/s 3W Inductive-Coupling Transceiver for 3D-Stacked Inter-Chip Clock and Data Link," IEEE Journal of Solid-State Circuits, vol.42, no.1, pp.111-122, Jan. 2007. https://doi.org/10.1109/JSSC.2006.886554
  7. M. Horowitz, "Current integrating receivers for high speed system interconnects," IEEE CICC, May 1995.
  8. J. L. Zerbe, et al., "1.6 Gb/s/pin 4-PAM Signaling and Circuits for a Multidrop Bus," IEEE Journal of Solid-State Circuits, vol. 36, no. 5, pp.752-760, May 2001. https://doi.org/10.1109/4.918912
  9. H. Lee, J.-H. Chun, et. al., "A 16Gb/s/link, 64GB/s bidirectional asymmetric memory interface," IEEE Journal of Solid-State Circuits (JSSC), April 2009.
  10. Y. Cai, et al., "Jitter Testing for Multi-Gigabit Backplane SerDes - Techniques to Decompose and Combine Various Types of Jitter," Proceedings of IEEE International Test Conference, pp. 700-709, 2002.
  11. S. Kawai, et al., "A 2.5Gb/s/ch 4PAM Inductive-Coupling Transceiver for Non-Contact Memory Card," ISSCC Dig. Tech., pp. 264-265, Feb. 2010.
  12. H. Cho, et al., "1.2Gb/s 3.9pJ/b Mono-Phase pulse-Modulation Inductive-Coupling Transceiver for mm-Range Board-to-Board Communication," ISSCC Dig. Tech., pp. 202-203, Feb. 2013.