• Title/Summary/Keyword: channel coding

Search Result 916, Processing Time 0.019 seconds

Connection between Fourier of Signal Processing and Shannon of 5G SmartPhone (5G 스마트폰의 샤논과 신호처리의 푸리에의 표본화에서 만남)

  • Kim, Jeong-Su;Lee, Moon-Ho
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.17 no.6
    • /
    • pp.69-78
    • /
    • 2017
  • Shannon of the 5G smartphone and Fourier of the signal processing meet in the sampling theorem (2 times the highest frequency 1). In this paper, the initial Shannon Theorem finds the Shannon capacity at the point-to-point, but the 5G shows on the Relay channel that the technology has evolved into Multi Point MIMO. Fourier transforms are signal processing with fixed parameters. We analyzed the performance by proposing a 2N-1 multivariate Fourier-Jacket transform in the multimedia age. In this study, the authors tackle this signal processing complexity issue by proposing a Jacket-based fast method for reducing the precoding/decoding complexity in terms of time computation. Jacket transforms have shown to find applications in signal processing and coding theory. Jacket transforms are defined to be $n{\times}n$ matrices $A=(a_{jk})$ over a field F with the property $AA^{\dot{+}}=nl_n$, where $A^{\dot{+}}$ is the transpose matrix of the element-wise inverse of A, that is, $A^{\dot{+}}=(a^{-1}_{kj})$, which generalise Hadamard transforms and centre weighted Hadamard transforms. In particular, exploiting the Jacket transform properties, the authors propose a new eigenvalue decomposition (EVD) method with application in precoding and decoding of distributive multi-input multi-output channels in relay-based DF cooperative wireless networks in which the transmission is based on using single-symbol decodable space-time block codes. The authors show that the proposed Jacket-based method of EVD has significant reduction in its computational time as compared to the conventional-based EVD method. Performance in terms of computational time reduction is evaluated quantitatively through mathematical analysis and numerical results.

Performance Improvement of the battening Effect of the new Asymmetric Turbo Codes (새로운 비대칭 구조를 갖는 터보부호의 Flattening Effect의 성능향상에 관한 연구)

  • 정대호;정성태;김환용
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.6A
    • /
    • pp.533-539
    • /
    • 2002
  • It is well known the fact that turbo lodes has better performance as the number of iteration and the interleaver size increases in the AWGN channel environment. However, as the number of iteration and the interleaver size are increased, it is required much delay and computation for iterative decoding, and caused the flattening effect phenomenon which is very litter BER performance improvement at the arbitrary SNR. In this paper, We proposed the new asymmetric turbo codes, which consist of parallel concatenated turbo codes that use mixed types of component codes with different not only constraint length but also generate polynomial and analyzed its BER performance for log-MAP decoding algorithm with frame size of 128, 256, 512 and 1024 bits, and coding rate of 1/3. As a results of simulation, proposed asymmetric turbo codes verify that its BER performance is superior to conventional symmetric turbo codes. It can be also observed that the flattening effect phenomenon is very reduced by applying the proposed asymmetric turbo codes. It gains respectively 1.7dB ~2.5dB and 2.0dB~2.5dB SNR improvements in the case of short frame(128, 256) and large frame(512, 1024) size for the BER $10_{-4}$>/TEX> region.

Radix-4 Trellis Parallel Architecture and Trace Back Viterbi Decoder with Backward State Transition Control (Radix-4 트렐리스 병렬구조 및 역방향 상태천이의 제어에 의한 역추적 비터비 디코더)

  • 정차근
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.40 no.5
    • /
    • pp.397-409
    • /
    • 2003
  • This paper describes an implementation of radix-4 trellis parallel architecture and backward state transition control trace back Viterbi decoder, and presents the application results to high speed wireless LAN. The radix-4 parallelized architecture Vietrbi decoder can not only improve the throughput with simple structure, but also have small processing delay time and overhead circuit compared to M-step trellis architecture one. Based on these features, this paper addresses a novel Viterbi decoder which is composed of branch metric computation, architecture of ACS and trace back decoding by sequential control of backward state transition for the implementation of radix-4 trellis parallelized structure. With the proposed architecture, the decoding of variable code rate due to puncturing the base code can easily be implemented by the unified Viterbi decoder. Moreover, any additional circuit and/or peripheral control logic are not required in the proposed decoder architecture. The trace back decoding scheme with backward state transition control can carry out the sequential decoding according to ACS cycle clock without additional circuit for survivor memory control. In order to evaluate the usefulness, the proposed method is applied to channel CODEC of the IEEE 802.11a high speed wireless LAN, and HDL coding simulation results are presented.

Dummy Sequence Insertion for PAPR Reduction of OFDM Communication System (OFDM 통신시스템의 PAPR 저감을 위한 더미 시퀀스 삽입)

  • 이재은;유흥균;정영호;함영권
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.14 no.12
    • /
    • pp.1239-1247
    • /
    • 2003
  • OFDM(orthogonal frequency division multiplexing) communications system is very attractive for the high data rate transmission in the frequency selective lading channel. Since OFDM has high PAPR(peak-to-average power ratio), OFDM signal may be distorted by the nonlinear HPA(high power amplifier). In this paper, we propose the DSI(dummy sequence insertion) method for OFDM communication system. Some sub-carriers are inserted for PAPR reduction. They carry the specified dummy data sequence which are used for only PAPR reduction and do not work as side information like the conventional PTS(partial transmit sequence) or SLM(selected mapping) method. We use the complementary sequence and the combination of the correlation sequence as the dummy sequence. Flipping technique is used for the DSI method to get the effective PAPR reduction. It is important that BER of the proposed method is independent of the damage of the dummy data sequence. And DSI method has better spectral efficiency than the conventional block coding. On the other hand, threshold PAPR method is applied to cut down the processing time. However, this DSI method is not better than the conventional PTS method in the respect of the PAPR reduction performance. The DSI method includes the threshold PAPR lower than the PAPR of the OFDM signal, reduces the processing time and improves the BER performance.

Implementation of Turbo Decoder Based on Two-step SOVA with a Scaling Factor (비례축소인자를 가진 2단 SOVA를 이용한 터보 복호기의 설계)

  • Kim, Dae-Won;Choi, Jun-Rim
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.39 no.11
    • /
    • pp.14-23
    • /
    • 2002
  • Two implementation methods for SOVA (Soft Output Viterbi Algorithm)of Turbo decoder are applied and verfied. The first method is the combination of a trace back (TB) logic for the survivor state and a double trace back logic for the weight value in two-step SOVA. This architecure of two-setp SOVA decoder allows important savings in area and high-speed processing compared with that of one-step SOVA decoding using register exchange (RE) or trace-back (TB) method. Second method is adjusting the reliability value with a scaling factor between 0.25 and 0.33 in order to compensate for the distortion for a rate 1/3 and 8-state SOVA decoder with a 256-bit frame size. The proposed schemes contributed to higher SNR performance by 2dB at the BER 10E-4 than that of SOVA decoder without a scaling factor. In order to verify the suggested schemes, the SOVA decoder is testd using Xillinx XCV 1000E FPGA, which runs at 33.6MHz of the maximum speed with 845 latencies and it features 175K gates in the case of 256-bit frame size.

Diagnosis of Pigs Producing PSE Meat using DNA Analysis (DNA검사기법을 이용한 PSE 돈육 생산 돼지 진단)

  • Chung Eui-Ryong;Chung Ku-Young
    • Food Science of Animal Resources
    • /
    • v.24 no.4
    • /
    • pp.349-354
    • /
    • 2004
  • Stress-susceptible pigs have been known as the porcine stress syndrome (PSS), swine PSS, also known as malignant hyperthermia (MH), is characterized as sudden death and production of poor meat quality such as PSE (pale, soft and exudative) meat after slaughtering. PSS and PSE meat cause major economic losses in the pig industry. A point mutation in the gene coding for the ryanodine receptor (RYR1) in porcine skeletal muscle, also known calcium (Ca$^{2+}$) release channel, has been associated with swine PSS and halothane sensitivity. We used the PCR-RFLP(restriction fragment length polymorphism) and PCR-SSCP (single strand conformation polymorphism) methods to detect the PSS gene mutation (C1843T) in the RYR1 gene and to estimate genotype frequencies of PSS gene in Korean pig breed populations. In PCR-RFLP and SSCP analyses, three genotypes of homozygous normal (N/M), heterozygous carrier (N/n) and homozygous recessive mutant (n/n) were detected using agarose or polyacrylamide gel electrophoresis, respectively. The proportions of normal, carrier and PSS pigs were 57.1, 35.7 and 7.1% for Landrace, 82.5, 15.8 and 1.7% far L. Yorkshire, 95.2, 4.8 and 0.0% for Duroc and 72.0, 22.7 and 5.3% for Crossbreed. Consequently, DNA-based diagnosis for the identification of stress-susceptible pigs of PSS and pigs producing PSE meat is a powerful technique. Especially, PCR-SSCP method may be useful as a rapid, sensitive and inexpensive test for the large-scale screening of PSS genotypes and pigs with PSE meat in the pork industry.y.