• Title/Summary/Keyword: capacitance - voltage (C-V)

Search Result 321, Processing Time 0.022 seconds

Frequency Dependent Properties of Tris(8-Hydroxyquinoline) Aluminum Thin Films

  • Lee, Yong-Soo;Park, Jae-Hoon;Choi, Jong-Sun
    • KIEE International Transactions on Electrophysics and Applications
    • /
    • v.11C no.3
    • /
    • pp.70-74
    • /
    • 2001
  • Admittance or impedance spectroscopy is one of the powerful tools to study dielectric relaxation and loss processes in organic and inorganic materials. In this study, the frequency dependent properties of an indium tin oxide/tris(8-hydroxyquinoline) aluminum($Alq_3$)/aluminum structure have been studied. The conductance of the $Alq_3$ film increases with the DC applied voltage up to 4V and decreases above 4V in the low frequency region. This indicates that the resistance of the device decreases with the applied bias due to the carrier injection enhancement, thereafter the injected carriers form the space charge and the additional injection of carriers is prevented. The Cole-Cole plot of the admittance takes a one-semicircle shape, which means that the device can be modeled as a parallel resistor-capacitor network. The resistance and capacitance were estimated as 8.62k${\Omega}$ and 2.7nF, respectively, at 3V in the low frequency region. The dielectric constant ( ${\epsilon}'$ ) of the $Alq_3$ film is independent of the frequency in the low frequency region below 100kHz, while the frequency dependency was observed at above 100kHz. The dielectric loss factor ( ${\epsilon}"$ ) of the $Alq_3$ film shows the dielectric dispersion below 100kHz and dielectric absorption in higher frequency domain. The dispersion is thought to be related to the hopping process of the carriers. The ${\epsilon}"$ is proportional to the reciprocal of the frequency. The dielectric relaxation time was extracted to about 0.318${\mu}s$ from the dielectric absorption spectrum.

  • PDF

Atomic Layer Deposition of Al2O3 Thin Films Using Dimethyl Aluminum sec-Butoxide and H2O Molecules

  • Jang, Byeonghyeon;Kim, Soo-Hyun
    • Korean Journal of Materials Research
    • /
    • v.26 no.8
    • /
    • pp.430-437
    • /
    • 2016
  • Aluminum oxide ($Al_2O_3$) thin films were grown by atomic layer deposition (ALD) using a new Al metalorganic precursor, dimethyl aluminum sec-butoxide ($C_{12}H_{30}Al_2O_2$), and water vapor ($H_2O$) as the reactant at deposition temperatures ranging from 150 to $300^{\circ}C$. The ALD process showed typical self-limited film growth with precursor and reactant pulsing time at $250^{\circ}C$; the growth rate was 0.095 nm/cycle, with no incubation cycle. This is relatively lower and more controllable than the growth rate in the typical $ALD-Al_2O_3$ process, which uses trimethyl aluminum (TMA) and shows a growth rate of 0.11 nm/cycle. The as-deposited $ALD-Al_2O_3$ film was amorphous; X-ray diffraction and transmission electron microscopy confirmed that its amorphous state was maintained even after annealing at $1000^{\circ}C$. The refractive index of the $ALD-Al_2O_3$ films ranged from 1.45 to 1.67; these values were dependent on the deposition temperature. X-ray photoelectron spectroscopy showed that the $ALD-Al_2O_3$ films deposited at $250^{\circ}C$ were stoichiometric, with no carbon impurity. The step coverage of the $ALD-Al_2O_3$ film was perfect, at approximately 100%, at the dual trench structure, with an aspect ratio of approximately 6.3 (top opening size of 40 nm). With capacitance-voltage measurements of the $Al/ALD-Al_2O_3/p-Si$ structure, the dielectric constant of the $ALD-Al_2O_3$ films deposited at $250^{\circ}C$ was determined to be ~8.1, with a leakage current density on the order of $10^{-8}A/cm^2$ at 1 V.

Analysis of Parameter Characteristic of Parallel Electrodes Conduction-cooled Film Capacitor for HF-LC Resonance (고주파 LC 공진을 위한 병렬전극 전도냉각 필름커패시터의 파라메타 특성 분석)

  • Won, Seo-Yeon;Lee, Kyeong-Jin;Kim, Hie-Sik
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.6
    • /
    • pp.155-166
    • /
    • 2016
  • It is important to configure capacitance(C) of the capacitor and the induction coefficient(L) of the work coil on the resonant circuit design stage in order to induce heating on the object by a precise and constant frequency components in the electromagnetic induction heating equipment. Work coil conducts a direct induction heating according to heating point and area of the object which has a fixed heat factor so that work coil is designed to has fixed value. On the other hands, Capacitor should be designed to be changed in order to be the higher the utilization of the entire equipment. It is extracted the samples by variation of single electrode capacity from the selection stage of raw materials for capacity to the stage of process design for output of the high frequency LC resonance of 700kHz on 1000 VAC maximum voltage and current to $200I_{MAX}$. It is suggested fundamental experiment results in order to prove relation for the optimal design of HF-LC resonance conduction-cooled capacitor based on the response of frequency characteristics and results of output parameters according to variation of the capacitance size.

Electrical Properties of BaTiO3-based 0603/0.1µF/0.3mm Ceramics Decoupling Capacitor for Embedding in the PCB of 10G RF Transceiver Module

  • Park, Hwa-sun;Na, Youngil;Choi, Ho Joon;Suh, Su-jeong;Baek, Dong-Hyun;Yoon, Jung-Rag
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.4
    • /
    • pp.1638-1643
    • /
    • 2018
  • Multi-layer ceramic capacitors as decoupling capacitor were fabricated by dielectric composition with a high dielectric constant. The fabricated decoupling capacitors were embedded in the PCB of the 10G RF transceiver module and evaluated for the characteristics of electrical noise by the level of AC input voltage. In order to further improve the electrical properties of the $BaTiO_3$ based composite, glass frit, MgO, $Y_2O_3$, $Mn_3O$, $V_2O_5$, $BaCO_3$, $SiO_2$, and $Al_2O_3$ were used as additives. The electrical properties of the composites were determined by various amounts of additives and optimum sintering temperature. As a result of the optimized composite, it was possible to obtain a density of $5.77g/cm^3$, a dielectric constant of 1994, and an insulation resistance of $2.91{\times}10^{12}{\Omega}$ at an additive content of 5wt% and a sintering temperature of $1250^{\circ}C$. After forming a $2.5{\mu}m$ green sheet using the doctor blade method, a total of 77 layers were laminated and sintered at $1180^{\circ}C$. A decoupling capacitor with a size of $0.6mm(W){\times}0.3mm(L){\times}0.3mm(T)$ (width, length and thickness, respectively) and a capacitance of 100 nF was embedded using a PCB process for the 10G RF Transceiver modules. In the range of AC input voltage 400mmV @ 500kHz to 2200mV @ 900kHz, the embedded 10G RF Transceiver modules evaluated that it has better electrical performance than the non-embedded modules.

Effect of Deposition Temperature on the Characteristics of Low Dielectric Fluorinated Amorphous Carbon Thin Films (증착온도가 저유전 a-C:F 박막의 특성에 미치는 영향)

  • Park, Jeong-Won;Yang, Sung-Hoon;Park, Jong-Wan
    • Korean Journal of Materials Research
    • /
    • v.9 no.12
    • /
    • pp.1211-1215
    • /
    • 1999
  • Fluorinated amorphous carbon (a-C:F) films were prepared by an electron cyclotron resonance chemical vapor deposition (ECRCVD) system using a gas mixture of $C_2F_6$ and $CH_4$ over a range of deposition temperature (room temperature ~ 300$^{\circ}C$). 500$^{\AA}C$ thick DLC films were pre-deposited on Si substrate to improve the strength between substrate and a-C:F film. The chemical bonding structure, chemical composition, surface roughness and dielectric constant of a-C:F films deposited by varying the deposition temperature were studied with a variety of techniques, such as Fourier transform infrared spectroscopy(FTIR), X-ray photoelectron spectroscopy(XPS), atomic force microscopy (AFM) and capacitance-voltage(C-V) measurement. Both deposition rate and fluorine content decreased linearly with increasing deposition temperature. As the deposition temperature increased from room temperature to 300$^{\circ}C$, the fluorine concentration decreased from 53.9at.% down to 41.0at.%. The dielectric constant increased from 2.45 to 2.71 with increasing the deposition temperature from room temperature to 300$^{\circ}C$. The film shrinkage was reduced with increasing deposition temperature. This results ascribed by the increased crosslinking in the films at the higher deposition temperature.

  • PDF

Optimization of highly scalable gate dielectrics by stacking Ta2O5 and SiO2 thin films for advanced MOSFET technology

  • Kim, Tae-Wan;Jo, Won-Ju
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2016.02a
    • /
    • pp.259-259
    • /
    • 2016
  • 반도체 산업 전반에 걸쳐 이루어지고 있는 연구는 소자를 더 작게 만들면서도 구동능력은 우수한 소자를 만들어내는 것이라고 할 수 있다. 따라서 소자의 미세화와 함께 트랜지스터의 구동능력의 향상을 위한 기술개발에 대한 필요성이 점차 커지고 있으며, 고유전(high-k)재료를 트랜지스터의 게이트 절연막으로 이용하는 방법이 개발되고 있다. High-k 재료를 트랜지스터의 게이트 절연막에 적용하면 낮은 전압으로 소자를 구동할 수 있어서 소비전력이 감소하고 소자의 미세화 측면에서도 매우 유리하다. 그러나, 초미세화된 소자를 제작하기 위하여 high-k 절연막의 두께를 줄이게 되면, 전기적 용량(capacitance)은 커지지만 에너지 밴드 오프셋(band-offset)이 기존의 실리콘 산화막(SiO2)보다 작고 또한 열공정에 의해 쉽게 결정화가 이루어지기 때문에 누설전류가 발생하여 소자의 열화를 초래할 수 있다. 따라서, 최근에는 이러한 문제를 해결하기 위하여 게이트 절연막 엔지니어링을 통해서 누설전류를 줄이면서 전기적 용량을 확보할 수 있는 연구가 주목받고 있다. 본 실험에서는 high-k 물질인 Ta2O5와 SiO2를 적층시켜서 누설전류를 줄이면서 동시에 높은 캐패시턴스를 달성할 수 있는 게이트 절연막 엔지니어링에 대한 연구를 진행하였다. 먼저 n-type Si 기판을 표준 RCA 세정한 다음, RF sputter를 사용하여 두께가 Ta2O5/SiO2 = 50/0, 50/5, 50/10, 25/10, 25/5 nm인 적층구조의 게이트 절연막을 형성하였다. 다음으로 Al 게이트 전극을 150 nm의 두께로 증착한 다음, 전기적 특성 개선을 위하여 furnace N2 분위기에서 $400^{\circ}C$로 30분간 후속 열처리를 진행하여 MOS capacitor 소자를 제작하였고, I-V 및 C-V 측정을 통하여 형성된 게이트 절연막의 전기적 특성을 평가하였다. 그 결과, Ta2O5/SiO2 = 50/0, 50/5, 50/10 nm인 게이트 절연막들은 누설전류는 낮지만, 큰 용량을 얻을 수 없었다. 한편, Ta2O5/SiO2 = 25/10, 25/5 nm의 조합에서는 충분한 용량을 확보할 수 있었다. 적층된 게이트 절연막의 유전상수는 25/5 nm, 25/10 nm 각각 8.3, 7.6으로 비슷하였지만, 문턱치 전압(VTH)은 각각 -0.64 V, -0.18 V로 25/10 nm가 0 V에 보다 근접한 값을 나타내었다. 한편, 누설전류는 25/10 nm가 25/5 nm보다 약 20 nA (@5 V) 낮은 것을 확인할 수 있었으며 절연파괴전압(breakdown voltage)도 증가한 것을 확인하였다. 결론적으로 Ta2O5/SiO2 적층 절연막의 두께가 25nm/10nm에서 최적의 특성을 얻을 수 있었으며, 본 실험과 같이 게이트 절연막 엔지니어링을 통하여 효과적으로 누설전류를 줄이고 게이트 용량을 증가시킴으로써 고집적화된 소자의 제작에 유용한 기술로 기대된다.

  • PDF

Study of Low-K Si-O-C-H Thin Films (Si-O-C-H 저유전율 박막의 특성 연구)

  • 김윤해;이석규;김형준
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 1999.07a
    • /
    • pp.106-106
    • /
    • 1999
  • 반도체 소자가 소브마이크론 이하로 집적화 되어감에 따라, RC 신호 지연 및 간섭 현상, 전력 소비의 증가 문제가 심각하게 대두되고 있다. 이러한 문제를 개선하기 위해서는, 현재 층간 절연막으로 상용화되어 있는 SiO2 박막을 대체할 저유전율 박막의 개발이 필수적이며, 많은 연구자들이 여러 가지 새로운 유기물질과 무기물질은 제안하고 있다. 반도체 공정상의 적합성을 고려할 때, 이들 여러물질 중에서 알킬기를 함유한 SiO2 박막(이하 'Si-O-C-H 박막'으로 표기)에 많은 관심이 집중되고 있다. Si-O-C-H 박막은 알킬기에 의해 형성된 나노 스케일의 기공에 의해 작은 유전율을 가지게 된다. 따라서, 박막내의 알킬기의 함유량이 많을수록 보다 작은 유전율을 얻을 수 있다. 그러나 과다한 알킬기의 함유는 Si-O-C-H 박막의 열적 특성을 열화시키는 부정적인 효과도 있다. 본 연구에서는 bis-trimethylsilylmethane(BTMSM, H9C3-Si-CH2-Si-C3H9) precursor를 이용하여 Si-O-C-H 박막을 증착하였다. BTMSM precursor의 중요한 특징중 하나는, 두 실리콘 원자 사이에 Si-CH2 결합이 존재한다는 사실이다. Si-CH2 결합은 양쪽의 Si에 의해 강하게 결합되어 있어서, BTMSM precursor를 사용하여 Si-O-C-H 박막은 유전상수도 작을 뿐 아니라, 열적으로도 안정된 특성이 얻어질 것으로 기대된다. Si-O-C-H 박막의 열적 안정성을 평가하기 위하여, 고온 열처리 전후의 FT-IR 스펙트럼 분석과 C-V(capacitance-voltage) 측정에 의한 유전상수 변화를 살펴보았다. 또한 증착된 박막의 미세구조 및 step coverage 특성 관찰을 위하여 SEM(scanning electron microscopy) 및 TEM(transmission electron micfroscopy) 분석을 하였다. 변화하였으며 이는 포토루미네슨스의 변화의 원인으로 판단된다. 연구하였다. CeO2 와 Si 사이의 계면을 TEM 측정에 의해 분석하였고, Ce와 O의 화학적 조성비를 RBS에 의해 측정하였다. Si(100) 기판위에 증착된 CeO2 는 $600^{\circ}C$ 낮은 증착률에서 seed layer를 하지 않은 조건에서 CeO2 (200) 방향으로 우선 성장하였으며, Si(111) 기판 위의 CeO2 박막은 40$0^{\circ}C$ 높은 증착률에서 seed layer를 2분이상 한 조건에서 CeO2 (111) 방향으로 우선 성장하였다. TEM 분석에서 CeO2 와 Si 기판사이에서 계면에서 얇은 SiO2층이 형성되었으며, TED 분석은 Si(100) 과 Si(111) 위에 증착한 CeO2 박막이 각각 우선 방향성을 가진 다결정임을 보여주었다. C-V 곡선에서 나타난 Hysteresis는 CeO2 박막과 Si 사이의 결함때문이라고 사료된다.phology 관찰결과 Ge 함량이 높은 박막의 입계가 다결정 Si의 입계에 비해 훨씬 큰 것으로 나타났으며 근 값도 증가하는 것으로 나타났다. 포유동물 세포에 유전자 발현벡터로써 사용할 수 있음으로 post-genomics시대에 다양한 종류의 단백질 기능연구에 맡은 도움이 되리라 기대한다.다양한 기능을 가진 신소재 제조에 있다. 또한 경제적인 측면에서도 고부가 가치의 제품 개발에 따른 새로운 수요 창출과 수익률 향상, 기존의 기능성 안료를 나노(nano)화하여 나노 입자를 제조, 기존의 기능성 안료에 대한 비용 절감 효과등을 유도 할 수 있다. 역시 기술적인 측면에서도 특수소재 개발에 있어 최적의 나노 입자 제어기술 개발 및 나노입자를 기능성 소재로 사용하여 새로운 제품의 제조와 고압 기상 분사기술의 최적화에 의한 기능성 나노 입자 제조 기술을 확립하고 2차 오염 발생원인 유기계 항균제를 무기계 항균제로 대

  • PDF

Effect of Ag Alloying on Device Performance of Flexible CIGSe Thin-film Solar Cells Using Stainless Steel Substrates

  • Awet Mana Amare;Inchan Hwang;Inyoung Jeong;Joo Hyung Park;Jin Gi An;Soomin Song;Young-Joo Eo;Ara Cho;Jun-Sik Cho;Seung Kyu Ahn;Jinsu Yoo;SeJin Ahn;Jihye Gwak;Hyun-wook Park;Jae Ho Yun;Kihwan Kim;Donghyeop Shin
    • Current Photovoltaic Research
    • /
    • v.11 no.1
    • /
    • pp.8-12
    • /
    • 2023
  • In this work, we investigated the thickness of Ag precursor layer to improve the performance of flexible CIGSe solar cells grown on stainless steel (STS) substrates through three-stage co-evaporation with Ga grading followed by alkali treatments. The small amount of incorporated Ag in CIGSe films showed enhancement in the grain size and device efficiency. With an optimal 6 nm-thick Ag layer, the best cell on the STS substrate yielded more than 16%, which is comparable to the soda-lime glass (SLG) substrate. Thus, the addition of controlled Ag combined with alkali post-deposition treatment (PDT) led to increased open-circuit voltage (VOC), accompanied by the increased built-in potential as confirmed by capacitance-voltage (C-V) measurements. It is related to a reduction of charge recombination at the depletion region. The results suggest that Ag alloying and alkali PDT are essential for producing highly efficient flexible CIGSe solar cells.

Preparation and Characterization of MFIS Using PT/BFO/$HFO_2$/Si Structures

  • Kim, Kwi-Junga;Jeong, Shin-Woo;Han, Hui-Seong;Han, Dae-Hee;Jeon, Ho-Seung;Im, Jong-Hyun;Park, Byung-Eun
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.80-80
    • /
    • 2009
  • Recently, multiferroics have attracted much attention due to their numorous potentials. In this work, we attemped to utilize the multiferroics as an alternative material for ferroelectrics. Ferroelectric materials have been stadied to ferroelectric random access memories, however, some inevitable problems prevent it from inplementation. multiferroics shows a ferroelectricity and has low process temperature $BiFeO_3$(BFO) films have good ferroelectric properties but poor leakage characterization. Thus we tried, in this work, to adopt $HfO_2$ insulating layer for metal-ferroelectric-insulator-semiconductor(MFMIS) structure to surpress to leakage current. $BiFeO_3$(BFO) thin films were fabricared by using a sol-gel method on $HfO_2/Si$ structure. Ferroelectric BFO films on a p-type Si(100)wafer with a $HfO_2$ buffer layer have been fabricated to form a metal-ferroelectric-insulator-semiconductor (MFIS) structure. The $HfO_2$ insulator were deposited by using a sol-gel method. Then, they were carried out a rapid thermal annealing(RTA) furnace at $750\;^{\circ}C$ for 10 min in $N_2$. BFO films on the $HfO_2/Si$ structures were deposited by sol-gel method and they were crystallized rapid thermal annealing in $N_2$ atomsphere at $550\;^{\circ}C$ for 5 min. They were characterized by atomic force microscopy(AFM) and Capacitance-voltage(C-V) curve.

  • PDF

Design of CMOS LC VCO with Linearized Gain for 5.8GHz/5.2GHz/2.4GHz WLAN Applications (5.8GHz/5.2GHz/2.4GHz 무선 랜 응용을 위한 선형 이득 CMOS LC VCO의 설계)

  • Ahn Tae-Won;Moon Yong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.6 s.336
    • /
    • pp.59-66
    • /
    • 2005
  • CMOS LC VCO for tri-bind wireless LAN applications was designed in 1.8V 0.18$\mu$m CMOS process. PMOS transistors were chosen for VCO core to reduce flicker noise. The possible operation was verified for 5.8GHz band (5.725$\~$5.825GHz), 5.2GHz band (5.150$\~$5.325GHz), and 2.4GHz band (2.412$\~$2.484GHz) using the switchable L-C resonators. To linearize its frequency-voltage gain (Kvco), optimized multiple MOS varactor biasing technique was used for capacitance linearization and PLL stability improvement. VCO core consumed 2mA current and $570{\mu}m{\times}600{\mu}m$ die area. The phase noise was lower than -110dBc/Hz at 1MHz offset for tri-band frequencies.