• 제목/요약/키워드: avalanche

검색결과 217건 처리시간 0.019초

GLOBAL AVALANCHE CRITREION FOR THE S-BOXES OF SEED

  • Rhee, Min-Surp;Kim, Wan-Soon;Kim, Yang-Su
    • Journal of applied mathematics & informatics
    • /
    • 제9권1호
    • /
    • pp.303-310
    • /
    • 2002
  • The cyryptographic strength of a Feistel cipher depends strongly on the properties of its S-boxes, which are the strict avalanche criterion(SAC), the propagation criterion(PC) and GAC(the global avalanche criterion). In this paper global avalanche characteristics of S-boxes of the SEED are in-vestigated and compared to global avalanche characteristics of S-boxes of S-boxes of the Data Encryption Standard(DES).

Avalanche and Bit Independence Properties of Photon-counting Double Random Phase Encoding in Gyrator Domain

  • Lee, Jieun;Sultana, Nishat;Yi, Faliu;Moon, Inkyu
    • Current Optics and Photonics
    • /
    • 제2권4호
    • /
    • pp.368-377
    • /
    • 2018
  • In this paper, we evaluate cryptographic properties of a double random phase encoding (DRPE) scheme in the discrete Gyrator domain with avalanche and bit independence criterions. DRPE in the discrete Gyrator domain is reported to have higher security than traditional DRPE in the Fourier domain because the rotation angle involved in the Gyrator transform is viewed as additional secret keys. However, our numerical experimental results demonstrate that the DRPE in the discrete Gyrator domain has an excellent bit independence feature but does not possess a good avalanche effect property and hence needs to be improved to satisfy with acceptable avalanche effect that would be robust against statistical-based cryptanalysis. We compare our results with the avalanche and bit independence criterion (BIC) performances of the conventional DRPE scheme, and improve the avalanche effect of DRPE in the discrete Gyrator domain by integrating a photon counting imaging technique. Although the Gyrator transform-based image cryptosystem has been studied, to the best of our knowledge, this is the first report on a cryptographic evaluation of discrete Gyrator transform with avalanche and bit independence criterions.

극히 얕은 $N^+$-P 실리콘 접합에서의 어발런치 현상 (Avalanche Phenomenon at The Ultra Shallow $N^+$-P Silicon Junctions)

  • 이정용
    • 반도체디스플레이기술학회지
    • /
    • 제6권3호
    • /
    • pp.47-53
    • /
    • 2007
  • Ultra thin Si p-n junctions shallower than $300{\AA}$ were fabricated and biased to the avalanche regime. The ultra thin junctions were fabricated to be parallel to the surface and exposed to the surface without $SiO_2$ layer. Those junctions emitted white light and electrons when junctions were biased in the avalanche breakdown regime. Therefore, we could observe the avalanche breakdown region visually. We could also observe the influence of electric field to the current flow visually by observing the white light which correspond to the avalanche breakdown region. Arrayed diodes emit light and electrons uniformly at the diode area. But, the reverse leakage current were larger than those of ordinary diodes, and the breakdown voltage were less than 10V.

  • PDF

GLOBAL AVALANCHE CRITERION FOR THE S-BOXES OF DES

  • Kim, Wan-Soon;Kim, Yang-Su;Rhee, Min-Surp
    • 한국수학교육학회지시리즈B:순수및응용수학
    • /
    • 제8권2호
    • /
    • pp.163-174
    • /
    • 2001
  • In this paper we modify two indicators related to the global avalanche criterion (GAC) and discuss their properties. Also, we apply the modified indicators to measure the GAC of S-boxes of DES.

  • PDF

MOS 구조에서의 Avalanche Injection에 관한 연구 (Characteristics of the Avalanche Injection on SiO2Layer in MOS Structures)

  • 성영권;김성진;백우현;박찬원
    • 대한전기학회논문지
    • /
    • 제34권6호
    • /
    • pp.244-252
    • /
    • 1985
  • A model is presented to explain charging phenomena into the oxide layer when a metal-oxide-silicon(MOS) capacitor is driven by a large amplitude and high frequency ac signal sufficient to produce avalanche injection in the silicon. During avalanche, minority carriers are injected. It is assumed that some of these minority carriers attain sufficient energy to surmount the potential barrier at the interface, and then inter the oxide. Measurements of C-V curves are made for the MOS capacitor with p-type silicon substrates before and after avalanche injection. This paper studies how charging in the oxide and the interface depends on oxide properties. It is concluded that this charging effect is related to the presence of water in the oxide.

  • PDF

데이터 전송 오류에 대한 고장 극복 암호회로 (Fault Tolerant Cryptography Circuit for Data Transmission Errors)

  • 유영갑;박래현;안영일;김한벼리
    • 한국콘텐츠학회논문지
    • /
    • 제8권10호
    • /
    • pp.37-44
    • /
    • 2008
  • 논문은 암호문 송신 중 전송 오류에 의한 암복호화의 문제에 대한 해결책을 제시 한다. 블록 암호 알고리즘은 산사태(avalanche) 효과로 인해 단일 비트 오류에 대해서도 많은 비트에 오류를 발생시킨다. 이를 해결하기 위해 재배열 과정과 간단한 오류 정정 코드를 이용해서 산사태(avalanche) 효과에 강인한 방안을 제안한다. 재배열 과정은 간단한 오류 정정 코드를 사용하기 위한 것이다. 재배열 과정은 한 프레임 내에서 전송의 기본 단위인 n-비트 블록 내에 1비트의 단일 오류만이 존재 할 수 있도록 오류를 여러 단위에 분산시키는 역할을 하게 된다. 즉, n-비트 내에서 단일 오류만이 존재하게 되어 단일 오류 정정 코드로 쉽게 복원이 가능하게 된다. 이 방식은 보다 큰 데이터 단위에 확장하여 사용 될 수 있다.

Short Channel n-MOSFET의 Breakdown 전압

  • 김광수;이진효
    • ETRI Journal
    • /
    • 제9권1호
    • /
    • pp.118-124
    • /
    • 1987
  • Short channel n-MOSFET의 드레인-소오스 사이의 breakdown은 단순한 접합 breakdown이 아닌 avalanche-induced breakdown으로 p-MOSFET, long channel n-MOSFET의 breakdown 전압보다 훨씬 작은 값을 갖는다. Short channel n-MOSFET의 breakdown의 특징은 current-controlled 부저항 특성(snapback)이 나타나고, 게이트 전압에 따라 breakdown 전압보다 작은 sustainning 전압이 존재한다. 이와 같은 sustainning 전압은 short channel n-MOSFET의 안정한 동작에 또 하나의 제한 요소가 될 수 있다. 따라서 공정 및 회로 시뮬레이션을 위해, short channel n-MOSFET의 avalanche breakdown 현상에 대한 정확한 분석이 요구된다. Short channel n -MOSFET의 avalanche breakdown 현상을 분석하기 위해서Parasitic bipolar transistor를 도입한 분석적 모델을 이용하였다.

  • PDF

6.25-Gb/s Optical Receiver Using A CMOS-Compatible Si Avalanche Photodetector

  • Kang, Hyo-Soon;Lee, Myung-Jae;Choi, Woo-Young
    • Journal of the Optical Society of Korea
    • /
    • 제12권4호
    • /
    • pp.217-220
    • /
    • 2008
  • An optical receiver using a CMOS-compatible avalanche photodetector (CMOS-APD) is demonstrated. The CMOS-APD is fabricated with $0.18{\mu}m$ standard CMOS technology and the optical receiver is implemented by using the CMOS-APD and a transimpedance amplifier on a board. The optical receiver can detect 6.25-Gb/s data with the help of the series inductive peaking effect.

ON NONLINEARITY AND GLOBAL AVALANCHE CHARACTERISTICS OF VECTOR BOOLEAN FUNCTIONS

  • Kim, Wan-Soon;Hwang, Hee-Sung
    • Journal of applied mathematics & informatics
    • /
    • 제16권1_2호
    • /
    • pp.407-417
    • /
    • 2004
  • It is well known that the nonlinearity of vector Boolean functions F on n-dimensional vector space $GF(2)^n$ to $GF(2)^m$ is bounded above by $2^{n-1} - 2 ^{\frac{n}{2}-1}$. In this paper we derive upper bounds and a lower bound on the nonlinearity of vector Boolean functions in terms of auto-correlations. Strengths and weaknesses of each bounds are examined. Also, we modify the notions of the sum-of-square indicator and absolute indicator for Boolean functions to the case of vector Boolean functions to measure global avalanche characteristics of vector Boolean functions. Using those indicators we compare the global avalanche characteristics of DES (Data Encryption System) and Rijndael.

Performance Comparison of Two Types of Silicon Avalanche Photodetectors Based on N-well/P-substrate and P+/N-well Junctions Fabricated With Standard CMOS Technology

  • Lee, Myung-Jae;Choi, Woo-Young
    • Journal of the Optical Society of Korea
    • /
    • 제15권1호
    • /
    • pp.1-3
    • /
    • 2011
  • We characterize and analyze silicon avalanche photodetectors (APDs) fabricated with standard complementary metal-oxide-semiconductor (CMOS) technology. Current characteristics, responsivity, avalanche gain, and photodetection bandwidth of CMOS-APDs based on two types of PN junctions, N-well/P-substrate and $P^+$/N-well junctions, are compared and analyzed. It is demonstrated that the CMOS-APD using the $P^+$/N-well junction has higher responsivity as well as higher photodetection bandwidth than N-well/P-substrate. In addition, the important factors influencing CMOS-APD performance are clarified from this investigation.