• Title/Summary/Keyword: asynchronous development

Search Result 108, Processing Time 0.028 seconds

Vulnerability Analysis and Threat Mitigation for Secure Web Application Development (안전한 웹 애플리케이션 개발을 위한 취약점 분석 및 위협 완화)

  • Moon, Jae-Chan;Cho, Seong-Je
    • Journal of the Korea Society of Computer and Information
    • /
    • v.17 no.2
    • /
    • pp.127-137
    • /
    • 2012
  • Recently, as modern Internet uses mashups, Web 3.0, JavaScript/AJAX widely, the rate at which new vulnerabilities are being discovered is increasing rapidly. It can subsequently introduce big security threats. In order to efficiently mitigate these web application vulnerabilities and security threats, it is needed to rank vulnerabilities based on severity and consider the severe vulnerabilities during a specific phase of software development lifecycle (SDLC) for web applications. In this paper, we have first verified whether the risk rating methodology of OWASP Top 10 vulnerabilities is a reasonable one or not by analyzing the vulnerability data of web applications in the US National Vulnerability Database (NVD). Then, by inspecting the vulnerability information of web applications based on OWASP Top-10 2010 list and CWE (Common Weakness Enumeration) directory, we have mapped the web-related entries of CWE onto the entries of OWASP Top-10 2010 and prioritized them. We have also presented which phase of SDLC is associated with each vulnerability entry. Using this approach, we can prevent or mitigate web application vulnerabilities and security threats efficiently.

Development of Delay Test Architecture for Counter (카운터 회로에 대한 지연결함 검출구조의 개발)

  • 이창희;장영식
    • Journal of the Korea Society of Computer and Information
    • /
    • v.4 no.1
    • /
    • pp.28-37
    • /
    • 1999
  • In this paper. we developed a delay test architecture and test procedure for clocked 5-bit asynchronous counter circuit based on boundary scan architecture. To develope, we analyze the problems of conventional method on delay test for clocked sequential circuit in boundary scan architecture. This paper discusses several problems of delay test on boundary scan architecture for clocked sequential circuit. Conventional test method has some problems of improper capture timing, of same pattern insertion, of increase of test time. We suggest a delay test architecture and test procedure, is based on a clock count-generation technique to generate continuous clocks for clocked input of CUT. The simulation results or 5-bit counter shows the accurate operation and effectiveness of the proposed delay test architecture and procedure.

  • PDF

Synchronized Multimedia Technology on Next Generation Web (차세대 웹에서의 멀티미디어 동기화 기술)

  • 신봉희;김성종
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.4 no.4
    • /
    • pp.60-70
    • /
    • 1999
  • Internet based on web service is growing rapidly and the effort to standardize the next generation web is wold-widely being made. When the web was developed for the first time, HTTP, HTML, and URL were designed based on the structure of text background. Through those asynchronous search and simple unified expression patterns have been used But recently many data on internet me becoming complicated Consequently new structure and expression patterns including synchronous multimedia information are requested The currently used standard language among user interface domain of W3C is SMIL which is XML-based one SMIL describes where and how long the multimedia factors are integrated on the web. In this paper the standardization trend and important issues related to SMIL are reviewed and analysed Also the development of technology is discussed.

  • PDF

A Study on the Knowledge Measurement md Sharing Methodology at the Knowledge-Oriented Organization (지식지향적 조직에 있어서의 지식평가 및 공유방법에 관한 연구)

  • 이상근;유상진;장영택
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.6 no.3
    • /
    • pp.1-19
    • /
    • 2001
  • Internet based on web service is growing rapidly and the effort to standardize the next generation web is world-widely being made. When the web was developed for the first time, HTTP, HTML, and URL were designed based on the structure of text background. Through those, asynchronous search and simple, unified expression patterns have been used. But recently many data on internet are becoming complicated. Consequently new structure and expression patterns including synchronous multimedia information are requested. The currently used standard language among user interface domain of W3C is SMIL which is XML-based one. SMIL describes where and how long the multimedia factors are integrated on the web. In this paper the standardization trend and important issues related to SMIL are reviewed and analyzed. Also the development of technology is discussed.

  • PDF

Design of a Multi-Sensor Data Simulator and Development of Data Fusion Algorithm (다중센서자료 시뮬레이터 설계 및 자료융합 알고리듬 개발)

  • Lee, Yong-Jae;Lee, Ja-Seong;Go, Seon-Jun;Song, Jong-Hwa
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.34 no.5
    • /
    • pp.93-100
    • /
    • 2006
  • This paper presents a multi-sensor data simulator and a data fusion algorithm for tracking high dynamic flight target from Radar and Telemetry System. The designed simulator generates time-asynchronous multiple sensor data with different data rates and communication delays. Measurement noises are incorporated by using realistic sensor models. The proposed fusion algorithm is designed by a 21st order distributed Kalman Filter which is based on the PVA model with sensor bias states. A fault detection and correction logics are included in the algorithm for bad data and sensor faults. The designed algorithm is verified by using both simulation data and actual real data.

Object-oriented Modeling for Broadband Network Simulation (광대역 통신망 시뮬레이션을 위한 객체지향 모델링)

  • 이영옥
    • Journal of the Korea Society for Simulation
    • /
    • v.3 no.1
    • /
    • pp.151-165
    • /
    • 1994
  • Broadband network based on the Asynchronous Transfer Mode(ATM) concept are becoming the target technology for the emerging Broadband Integrated Services Digital Network(B-ISDN). Since B-ISDN is very complex and requites a great amount of investment, optimum design and performance analysis of such systems are very important. Simulation can be widely used to analyze and examine the broadband network behavior. However, for the complicated system like broadband networks it is extremely difficult and time-consuming to develop a complete model for simulation. In this paper, an object-oriented modeling approach for the broadband network simulation is presented for the effective and efficient modeling. Object-oriented approaches can provide a good structuring capability for complicated simulation models and facilitate the development of reusable and extensible simulation models. We have developed an object-oriented model which consists of object model and behavior model. In the object mode., the components of the broadband network and both constant bit rate(CBR) and variable bit rate(VBR) traffic types of call level, burst level, and cell level are modeled as object classes. In the behavior model, the dynamic features for each object class are represented using the state transition diagram. It has been shown by illustration that objectoriented modeling is an effective tool for modeling the complicated B-ISDN.

  • PDF

Asynchronous Cache Consistency Technique (비동기적 캐쉬 일관성 유지 기법)

  • 이찬섭
    • Journal of the Korea Society of Computer and Information
    • /
    • v.9 no.2
    • /
    • pp.33-40
    • /
    • 2004
  • According as client/server is generalized by development of computer performance and information communication technology, Servers uses local cache for extensibility and early response time, and reduction of limited bandwidth. Consistency of cached data need between server and client this time and much technique are proposed according to this. This Paper improved update frequency cache consistency in old. Existent consistency techniques is disadvantage that response time is late because synchronous declaration or abort step increases because delaying write intention declaration. Techniques that is proposed in this paper did to perform referring update time about object that page request or when complete update operation happens to solve these problem. Therefore, have advantage that response is fast because could run write intention declaration or update by sel_mode electively asynchronously when update operation consists and abort step decreases and clearer selection.

  • PDF

A Study on the Development of Signal Matching Module for Heterogeneous Network in WCDMA (WCDMA 이동통신망에서 이종간 네트워크 신호 정합 모듈 개발에 관한 연구)

  • Yoo, DongJoo;Kim, Keunsik
    • Journal of the Korea Convergence Society
    • /
    • v.8 no.11
    • /
    • pp.85-91
    • /
    • 2017
  • This paper concerns the design of a matching module system enabling the RF signal to be harmonized between the new base stations (RRH) and the repeater in the same frequency band of the asynchronous transfer network. This matching system controls the RF Gain Control of the module while monitoring the quality of the quality. Additionally, the RF environment has been adapted accordingly to adjust the RF Gain Control to match the receiver characteristics of the relay. As a result of this study, we improved the quality of the interface between the new base stations and existing relays.

The Development on Embedded Memory BIST IP Automatic Generation System for the Dual-Port of SRAM (SRAM 이중-포트를 위한 내장된 메모리 BIST IP 자동생성 시스템 개발)

  • Shim Eun-Sung;Lee Jung-Min;Lee Chan-Young;Chang Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.2 s.332
    • /
    • pp.57-64
    • /
    • 2005
  • In this paper, we develop the common CAD tool that creates the automatically BIST IP by user settings for the convenient test of embedded memory. Previous tools have defect that when memory model is changed, BIST IP must re-designed depending on memory model because existing tools is limited the widely used algorithms. We develop the tool that is created automatic BIST IP. It applies the algorithm according to the memory model which user requests We usually use the multi-port asynchronous SRAM needless to refresh as the embedded memory. However, This work researches on the dual-port SRAM.

A System Development, Performance Assessment, and Service Implementation of ATM-based High-rate Digital Subscriber Line (HDSL) (ATM 기반 HDSL 개발, 동 선로 상의 성능 평가 및 서비스 구현)

  • 양충열
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.6
    • /
    • pp.1562-1574
    • /
    • 1998
  • We, in this paper, have implemented T1, E1 and fractional E1 HDSL(High-bit-rate digital subscriber line) function over an ATM switching system. The maxi$\mu$ loop lengths for subscriber service and cell loss rates to meet the bit error rate of 10$^{-7}$ at transmission of 2B1Q HDSL data E1 rate over existing telephone copper wires in the presence of the significant impairments such as NEXT(Nearned crosstalk), impulse noise, power line noise and longitudinal over the CSAs environment consisting of 26 gauge and 25 gauge unloaded copper telephone lines has assessed. HDSL will intially be used to serve private-DS1, ISDN-BRA, and DLC feeders, later DS1 extension from optic fiber cable. We also present market provision for the HDSL.

  • PDF