The Development on Embedded Memory BIST IP Automatic Generation System for the Dual-Port of SRAM |
Shim Eun-Sung
(Department of Computing, Soongsil University)
Lee Jung-Min (Department of Computing, Soongsil University) Lee Chan-Young (Department of Computing, Soongsil University) Chang Hoon (Department of Computing, Soongsil University) |
1 | Hamdioui, S., Rodgers, M., A. J. van de Goor, Eastwick, D., 'March tests for realistic faults in two-port memories,' Memory Technology, Design and Testing, pp. 73-78, 2000 DOI |
2 | Hamdioui, S., Rodgers, M., A. J. van de Goor, Eastwick, D., 'Realistic Fault Models and Test Procedure for Multi-Port SRAMs,' Memory Technology, Design and Testing, pp. 65-72, 2001 DOI |
3 | Hamdioui, S., A. J. van de Goor., 'Efficient Tests for Realistic Faults in Dual-Port SRAMs,' IEEE Transactions on, Computers, pp. 460-473, 2002 DOI ScienceOn |
4 | Daehan Youn, Ohyoung Song, Hoon Chang, 'Design-for-testability of the FLOVA,' In Proceedings of the Second IEEE Asia Pacific Conference, pp. 28-30, 2000 |
5 | Appello, D., Fudoli, A., Tancorre, V., Corno, F., Rebaudengo, M., Sonza Reorda, M., 'A BIST-based solution for the diagnosis of embedded memories adopting image processing techniques,' In Proceedings On-Line Testing Workshop, pp. 206-210, 2002 DOI |
6 | Memory BistCoreTM User's Reference Manual, GeneSys TestWare, Revision 14, June, 1998 |
7 | Yuejian Wu and Sanjay Gupta, 'Built-In Self-Test for Multi-Port RAMs', IInternational Test Conference, 1997 DOI |
8 | Benso, A., Di Carlo, S., Di Natale, G., Prinetto, P., Lobetti Bodoni, M., 'A programmable BIST architecture for clusters of multiple-port SRAMs,' International Test Conference, pp. 557-566, 2000 DOI |
9 | A. Bommireddy, J. Khare, S. Shaikh, S. Su. 'Test and debug of networking SoCs a case study,' Montreal, pp. 121-126, 2000 DOI |
10 | IEEE Stndard 1149.1-1990, 'IEEE Standards Test Access Port and boundary-scan Architecture,' IEEE Standards Board, New York, 1990 |
11 | Test Technology Standards Committee, 'IEEE Standard Test Access Port and Boundary-Scan Architecture,' IEEE Computer Society Press, 1993 |
12 | R. Raina, R. Bailey, D. Belete, V. Khosa, R. Molyneaux, J. Prado, A. Razdan, 'DFT Advances in Motorola's Next-Generation 74xx PowerPCTM Microprocessor,' International Test Conference, pp. 131-140, 2000 DOI |
13 | Parulkar, I., Ziaja, T., Pendurkar, R., D'Souza, A. and Majumdar, A., 'A scalable, low cost design-for-test architecture for UltraSPARC/spl trade/ chip multi processors,' International Test Conference. pp. 726-735, 2002 DOI |
14 | Braden, J., Lin, Q. and Smith, B., 'Use of BIST in Sun FireTM servers,' In Proc. International Test Conference. pp. 1017-1022, 2001 |