• Journal of the Korean Society for Aeronautical & Space Sciences
• /
• v.36 no.3
• /
• pp.211-219
• /
• 2008

A three-dimensional inviscid flow solver has been developed based on unstructured meshes for the investigation of the effect of the external stores on the tail surfaces of a generic fighter aircraft. The numerical method is based on a vertex-centered finite-volume discretization and an implicit point Gauss-Seidel time integration. The calculations were made for a steady flow and the computed results were compared with experimental data to validate the flow solver. An unsteady time-accurate computation of the generic fighter aircraft with external stores at transonic flight conditions showed that the external stores cause unsteady loading on the horizontal tail surface due to the mutual interference between their wake and the horizontal tail surface. It was shown that downward deflection of the trailing edge flap significantly reduces the undesirable interference effect.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.9
• /
• pp.85-95
• /
• 2008

Characteristically, 3D graphic algorithms have to perform complex calculations on massive amount of stream data. The vertex and pixel shaders have enabled efficient execution of graphic algorithms by hardware, and these graphic processors may seem to have achieved the aim of "hardwarization of software shaders." However, the hardware shaders have hitherto been evolving within the limits of Z-buffer based algorithms. We predict that the ultimate model for future graphic processors will be an algorithm-independent integrated shader which combines the functions of both vertex and pixel shaders. We design the register file model that supports 3-dimensional computer graphic on the programmable unified shader processor. we have verified the accurate calculated value using FPGA Virtex-4(xcvlx200) made by Xilinx for operating binary files made by the implementation progress based on synthesis results.

• The Journal of Korean Academy of Prosthodontics
• /
• v.43 no.4
• /
• pp.478-486
• /
• 2005

Statement of problem : Fracture and dimensional change of an acrylic resin denture are a rather common occurrence. Purpose : The purpose of this study was to compare differences in dimensional changes and flexural strength of separate maxillary complete dentures after immediate deflasking by injection molding and conventional compression processing. Material and method: To evaluate dimensional stability, the maxillary dentures were fabricated by using different materials and methods. Lucitone 199(Dentsply Trubyte. york, pennsylvania, USA) and Vertex(Dentimex, zeist, Netherlands) were used as materials. Compression and injection packing methods were used as processing methods. The impression surface of the dentures was measured by 3D Scann-ing System(PERCEPTRON USA) and overlapped original impression surface of the master cast. To evaluate flexural strength, resin specimens were made according to the different materials, powder/liquid ratio and processing methods. Flexural strength of the complete resin specimens (64mm$\times$10mm$\times$3.3mm) were measured by INSTRON 4467. (INSTRON, England) The data was analyzed by ANOVA, t-test and Tukey test. (p<.05 level of significance) Result: The results were as follows 1. There was no significant differences between master model and denture base for each group in overall dimensional changes. 2. Palatal area was more stable than flange or alveolar area in dimensional stability. but. there was no significant differences among each area. 3. Materials and power/liquid ratio had an effect on flexural strength. (P<.05) Especially materials was most effective. (P<.05) 4. Lucitone 199(powder/liquid ratio followed by manufacturer's direction) showed higher flexural strength than Vertex. Conclusion : Dimensional stability or flexural strength are affected by materials rather than packing techniques.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2012.10a
• /
• pp.99-102
• /
• 2012

An image scaler is a IP used in a image processing block of display devices to adjust image size. Proposed image scaler adopts line memories instead of a conventional method using a frame memory. This method reduced hardware resources and enhanced data precision by using shift operations that number is multiplied by $2^m$ and divided again at final stage for scaling. Also image scaler increased efficiency of IP by using serial divider to calculate parameters by itself. Parameters used in image scaling is automatically produced by it. Suggested methods are designed by Verilog HDL and implemented with Xilinx Vertex-4 XC4LX80 and ASIC using TSMC 0.18um process.

• Journal of Korean Society for Quality Management
• /
• v.48 no.2
• /
• pp.269-282
• /
• 2020

Purpose: The practical design for experiments with mixtures of q components is consisted in the four types of design points, vertex, center of edge, axial, and center points in a (q-1)-dimensional simplex space. We propose a sequential method for the successful construction of the design space in Quality by Design (QbD) by allowing the different number of replicates at the four types of design points in the practical design when the quadratic canonical polynomial model is assumed. Methods: To compare the mixture designs efficiency, fraction of design space (FDS) plot is used. We search for the practical mixture designs whose the minimal half-width of the tolerance interval per a standard deviation, which is denoted as d₂, is less than 4.5 at 0.8 fraction of the design space. They are found by adding the different number of replicates at the four types of the design points in the practical design. Results: The practical efficient mixture designs for the number of components between three and five are listed. The sequential method to establish a design space is illustrated with the two examples based on the simulated data. Conclusion: The designs with the center of edge points replications are more efficient than those with the vertex points replication. We propose the sample size of at least 23 for three components, 28 for four components, and 33 for the five components based on the list of efficient mixture designs.

• Journal of Internet Computing and Services
• /
• v.18 no.5
• /
• pp.1-8
• /
• 2017

Lightweight Encryption Algorithm(LEA) was developed by National Security Research Institute(NSRI) in 2013 and targeted to be suitable for environments for big data processing, cloud service, and mobile. LEA specifies the 128-bit message block size and 128-, 192-, and 256-bit key sizes. In this paper, block cipher LEA algorithm which can encrypt and decrypt 128-bit messages is designed using Verilog-HDL. The designed IP for encryption and decryption has a maximum throughput of 874Mbps in 128-bit key mode and that of 749Mbps in 192 and 656Mbps in 256-bit key modes on Xilinx Vertex5. The cryptographic IP of this paper is applicable as security module of the mobile areas such as smart card, internet banking, e-commerce and IoT.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.20 no.5
• /
• pp.624-630
• /
• 2010

As electrocardiogram(ECG) signals are generally sampled with a frequency of over 200Hz, a method to compress diagnostic information without losing data is required to store and transmit them efficiently. In this paper, an ECG signal compression method, which uses feature points based on curvature, is proposed. The feature points of P, Q, R, S, T waves, which are critical components of the ECG signal, have large curvature values compared to other vertexes. Thus, these vertexes are extracted with the proposed method, which uses local extremum of curvatures. Furthermore, in order to minimize reconstruction errors of the ECG signal, extra vertexes are added according to the iterative vertex selection method. Through the experimental results on the ECG signals from MIT-BIH Arrhythmia database, it is concluded that the vertexes selected by the proposed method preserve all feature points of the ECG signals. In addition, they are more efficient than the AZTEC(Amplitude Zone Time Epoch Coding) method.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.42 no.10 s.340
• /
• pp.55-64
• /
• 2005

In this paper, we designed floating point units to accelate real-time 3D Graphics for Geometry processing. Designed floating point units support IEEE-754 single precision format and we confirmed 100 MHz performance of floating point add/mul unit, 120 MHz performance of floating point NR inverse division unit, 200 MHz performance of floating point power unit, 120 MHz performance of floating point inverse square root unit at Xilinx-vertex2. Also, using floating point units, designed Geometry processor and confirmed 3D Graphics data processing.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.18 no.1
• /
• pp.149-159
• /
• 2008

In this paper, we propose a blind watermarking algorithm of 3d mesh model using spherical parameterization. Spherical parameterization is a useful method which is applicable to 3D data processing. Especially, orthogonal coordinate can not analyse the feature of the vertex coordination of the 3D mesh model, but this is possible to analyse and process. In this paper, the centroid center of the 3D model was set to the origin of the spherical coordinate, the orthogonal coordinate system was transformed to the spherical coordinate system, and then the spherical parameterization was applied. The watermark was embedded via addition/modification of the vertex after the feature analysis of the geometrical information and topological information. This algorithm is robust against to the typical geometrical attacks such as translation, scaling and rotation. It is also robust to the mesh reordering, file format change, mesh simplification, and smoothing. In this case, the this algorithm can extract the watermark information about $90{\sim}98%$ from the attacked model. This means it can be applicable to the game, virtual reality and rapid prototyping fields.

• Journal of Multimedia Information System
• /
• v.6 no.4
• /
• pp.265-270
• /
• 2019

The technology to locate an individual has enabled various services, its utilization has increased. There were constraints such as the use of separate expensive equipment or the installation of specific devices on a facility, with most of the location technology studies focusing on the accuracy of location verification. These constraints can result in accuracy within a few tens of centimeters, but they are not technology that can be applied to a user's location in real-time in daily life. Therefore, this paper aims to track the locations of smartphones only using the basic components of smartphones. Based on smartphone sensor data, localization accuracy that can be used for verification of the users' locations is aimed at. Accelerometers, Wifi radio maps, and GPS sensor information are utilized to implement it. In forging the radio map, signal maps were built at each vertex based on the graph data structure This approach reduces traditional map-building efforts at the offline phase. Accelerometer data were made to determine the user's moving status, and the collected sensor data were fused using particle filters. Experiments have shown that the average user's location error is about 3.7 meters, which makes it reasonable for providing location-based services in everyday life.