Browse > Article

Design of a Floating Point Unit for 3D Graphics Geometry Engine  

Kim, Myeong Hwm (Department of Computer Engineering, Seokyeong University)
Oh, Min Seok (Department of Computer Engineering, Seokyeong University)
Lee, Kwang Yeob (Department of Computer Engineering, Seokyeong University)
Kim, Won Jong (SoC Design Team, ETRI)
Cho, Han Jin (SoC Design Team, ETRI)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.42, no.10, 2005 , pp. 55-64 More about this Journal
Abstract
In this paper, we designed floating point units to accelate real-time 3D Graphics for Geometry processing. Designed floating point units support IEEE-754 single precision format and we confirmed 100 MHz performance of floating point add/mul unit, 120 MHz performance of floating point NR inverse division unit, 200 MHz performance of floating point power unit, 120 MHz performance of floating point inverse square root unit at Xilinx-vertex2. Also, using floating point units, designed Geometry processor and confirmed 3D Graphics data processing.
Keywords
Floating Point Unit; 3D Graphics; Geometry; IEEE-754 single precision;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Jeong, Woo Kyeong 'A SIMD-DSPIFPU for High-Performance Embedded Microprocessors' Master's Theis, 2002
2 J. G. Torborg, 'A Parallel Processor Architecture for Graphics Arithmetic Operations,' Proceeding of SIGGRAPH '87, pp.197-204, 1987   DOI
3 Foley, VanDam, Feiner, Hughes, 'Computer Graphics Principle and Practice,' Addison & Wesley, June 1996
4 Tomas Akenine-Moller, Eric Haines, 'Real-Time Rendering,' AK Peters, Dec 2002
5 David H. Eberly, '3D Game Engine Design,' Morgan Kaufmann, May, 2001
6 L. Garber, 'The wild world of 3D graphics chips,' IEEE Computer, Vol. 33, no. 9, pp. 12-16, Sep. 2000   DOI   ScienceOn
7 Udo Flohr, '3-D for Everyone,' Byte, pp.76-88, Oct. 1996
8 Masatoshi Kameyama, Y oshiyuki Kato, Hitoshi Fujimoto, Hiroyasu Negishi, Yukio Kodama, Y oshitsugu Inoue, Hiroyuki Kawai, '3D graphics LSI core for mobile phone Z3D,' Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware, pp.60-67, 2003
9 F. Arakawa, O. Nishii, K Uchiyama, and N. Nakayama, 'SH4 RISe multimedia microprocessor,' IEEE Micro, Vol. 18, no. 2, pp.26-34, April 1998   DOI   ScienceOn
10 Ju-ho Sohn, 'Design and Optimization of Geometry Acceleration for Portable 3D Graphics,' Master Thesis, KAIST, Dec, 2002
11 Michael J, Schulte, KeFlt E, 'High-Speed Inverse Square Roots,' 14th IEEE Symposium, pp124-131, 1999   DOI
12 R. W. Stewart, R. Chapman, and T. Durrani, 'The Square Root in Signal Processing,' in Proceedings of Real-Time Signal Processing, pp.89-100, 1989
13 Hyun-Chul Shin, 'A Hardware Implementation of fast Phong Shading using Taylor series approximation', Master Thesis, KAIST, Dec, 1997
14 Cheol-Ho Jeong, 'Design of an Effective Control and Execution Method for Geometry Engines and Rasterizers within Embedded 3D Graphics Accelerators,' Phd Thesis, Yonsei University, Dec, 2003
15 Jong-Chul Jeong, Woo-Chan Park, Woong Jeong, Tack-Don Han, Moon-Key Lee ' A Cost-Effective Pipelined Divider with a Small Lookup Table' IEEE Transaction, pp489-495, 2004   DOI
16 Hyun-Chul Shin, Jin-Aeon Lee, Lee-Sup Kim, 'A Hardware Cost Minimized Fast Phong Shader,' IEEE Transaction, pp297-304, 2001   DOI   ScienceOn
17 http://www.ssec.wisc.edu/brianpj Mesa.html
18 Behrooz Parhami, 'Computer Arithmetic Algorithms and Hardware Design,' Oxford University Press, pp.128-211, 2000