• Title/Summary/Keyword: Variable-sized block

Search Result 14, Processing Time 0.022 seconds

Method for Determining Variable-Block Size of Depth Picture for Plane Coding (깊이 화면의 평면 부호화를 위한 가변 블록 크기 결정 방법)

  • Kwon, Soon-Kak;Lee, Dong-Seok
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.22 no.3
    • /
    • pp.39-47
    • /
    • 2017
  • The Depth Picture can be Encoded by the Plane Coding Mode that is the Method for Coding Mode by Considering a Part of the Picture as the Plane. In this Paper, we Propose the Method of Determining the Variable-sized Block for Variable Block Coding in the Plane Coding Mode for the Depth Picture. The Depth Picture Can be Encoded in the Plane Coding Through Estimating the Plane Which is Close to Pixels in the Block Using Depth Information. The Variable-sized Block Coding in the Plane Coding can be Applied as Follows. It Calculates the Prediction Error between Predicted Depths by the Plane Estimation and the Measured Depths. If Prediction Error is Below the Threshold, the Block is Encoded by Current Size. Otherwise, it Divides the Block and Repeats Above. If the Block is Divided Below the Minimum Size, the Block is not Encoded by the Plane Coding Mode. The Result of the Simulation of the Proposed Method Shows that the Number of Encoded Block is Reduced to 19% as Compared with the Method Using the Fixed-sized Block in the Depth Picture Composed of one Plane.

The variable-sized block matching motion estimation using quadtree (Quadtree를 이용한 가변 block 움직임 추정)

  • 이원희;김상기;김재영;정진현
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1996.10b
    • /
    • pp.20-23
    • /
    • 1996
  • The block matching algorithm for the motion estimation is relatively simple to implement, and thus widely applied in image sequence coding such as H.261, MPEG- I and MPEG-2. Most techniques of the block matching method use fixed-size blocks for the motion estimation. And their success relies on the assumption that the motion within each block is uniform. But if the block size is increased to reduce the number of motion vectors for high data compression, the estimated image brings about many errors. In this paper, the variable-sized blocks are used to solve this problem. And the top down method is used to select the block size.

  • PDF

Study of Facial Expression Recognition using Variable-sized Block (가변 크기 블록(Variable-sized Block)을 이용한 얼굴 표정 인식에 관한 연구)

  • Cho, Youngtak;Ryu, Byungyong;Chae, Oksam
    • Convergence Security Journal
    • /
    • v.19 no.1
    • /
    • pp.67-78
    • /
    • 2019
  • Most existing facial expression recognition methods use a uniform grid method that divides the entire facial image into uniform blocks when describing facial features. The problem of this method may include non-face backgrounds, which interferes with discrimination of facial expressions, and the feature of a face included in each block may vary depending on the position, size, and orientation of the face in the input image. In this paper, we propose a variable-size block method which determines the size and position of a block that best represents meaningful facial expression change. As a part of the effort, we propose the way to determine the optimal number, position and size of each block based on the facial feature points. For the evaluation of the proposed method, we generate the facial feature vectors using LDTP and construct a facial expression recognition system based on SVM. Experimental results show that the proposed method is superior to conventional uniform grid based method. Especially, it shows that the proposed method can adapt to the change of the input environment more effectively by showing relatively better performance than exiting methods in the images with large shape and orientation changes.

Video coding using multi-resolution image (다중해상도 영상을 이용한 동영상 압축)

  • 배성호;박길흠
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.34S no.2
    • /
    • pp.33-42
    • /
    • 1997
  • In this paper, a video coding method in wavelet transformed multi-resolution image using variable block sized motion estimation and multi-codebook is proposed. In the propoed method, the accuracy of motion estimation is increased by using variable block matching algorithm based on edge type of blocks which estimation is increased by using variable block matching algoritm based on edge type of blocks which is classified accoridng to the magnitude of wavelet coefficients in vertical subband and horizontal subband of the highest layer. Also, we increased the flexibility of bit allocation and decreased vector quantization error for motion compensated error transmission by using importance of each subband. Some experimental results confirm that he proposed mothod has fine reconstructed images without blocking effect at low bit rate, and especially reconstructs edges well to which human eyes are sensitive.

  • PDF

An Implemention of Low Power 16bit ELM Adder by Glitch Reduction (글리치 감소를 통한 저전력 16비트 ELM 덧셈기 구현)

  • 류범선;이기영;조태원
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.5
    • /
    • pp.38-47
    • /
    • 1999
  • We have designed a 16bit adder which reduces the power consumption at each level of architecture, logic and transistor. The conventional ELM adder has a major disadvantage which makes glitch in the G cell when the particular input bit patterns are applied, because of the block carry generation signal computed by the input bit pattern. Thus, we propose a low power adder architecture which can automatically transfer each block carry generation signal to the G cell of the last level to avoid glitches for particular input bit patterns at the architecture level. We also use a combination of logic styles which is suitable for low power consumption with static CMOS and low power XOR gate at the logic level. Futhermore, The variable-sized cells are used for reduction of power consumption according to the logic depth of the bit propagation at the transistor level. As a result of HSPICE simulation with $0.6\mu\textrm{m}$ single-poly triple-metal LG CMOS standard process parameter, the proposed adder is superior to the conventional ELM architecture with fixed-sized cell and fully static CMOS by 23.6% in power consumption, 22.6% in power-delay-product, respectively.

  • PDF

Facial Texture Generation using an Image Registration Algorithm based on Ellipsoidal Prototype Model (타원체형 모델 기반의 영상정렬 알고리즘을 이용한 얼굴 텍스쳐 생성)

  • Lee Joong Jae;Noh Myung Woo;Choi Hyung Il
    • Journal of KIISE:Software and Applications
    • /
    • v.32 no.1
    • /
    • pp.22-33
    • /
    • 2005
  • In this paper. we propose an image registration algorithm based on variable-sized blocks of ellipsoidal prototype model which is similar in shape to human face. While matching blocks, the existing cylindrical prototype model which only takes into account left and right curvature can accomplish a correct alignment on left and right images. But, registration errors are produced from up and down images because the cylindrical prototype model not reflects characteristics of head shape and jaw structure of human. The proposed method is a block matching algorithm which uses variable-sized blocks with considering left-right and up-down curvature of ellipsoidal face model and can correctly align images by using the correlation between them. We then adapt image mosaic technique to generate a face texture from aligned images. For this purpose, we stitch them with assigning linear weights according to the overlapped region and remove ghost effects to make more realistic facial texture.

Face Texture Generation using an Image Alignment Algorithm based on Variable-Sized Blocks of Cylindrical Prototype Model (실린더형 원형모델의 가변적 블록크기를 기반으로 하는 영상정렬 알고리즘을 이용한 얼굴 텍스쳐 생성)

  • Lee, Joong-Jae;Choi, Hyung-Il
    • Journal of KIISE:Software and Applications
    • /
    • v.28 no.11
    • /
    • pp.855-863
    • /
    • 2001
  • We propose an image alignment algorithm based on variable-sized blocks of cylindrical prototype model to generate a face texture for a realistic 3D face model. This is a block matching algorithm which aligns 2D images of a 3D cylindrical model using th correlation between them. While matching blocks, it does not use same sized blocks with considering a curvature of 3D model. And we make a texture of aligned images using a technique of image mosaic. For this purpose, we stitch them with assigning linear weights according to the overlapped region and using the cross-dissolve technique.

  • PDF

The Variable Block-based Image Compression Technique using Wavelet Transform (웨이블릿 변환을 이용한 가변블록 기반 영상 압축)

  • 권세안;장우영;송광훈
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.24 no.7B
    • /
    • pp.1378-1383
    • /
    • 1999
  • In this paper, an effective variable-block-based image compression technique using wavelet transform is proposed. Since the statistical property of each wavelet subband is different, we apply the adaptive quantization to each wavelet subband. In the proposed algorithm, each subband is divided into non-overlapping variable-sized blocks based on directional properties. In addition, we remove wavelet coefficients which are below a certain threshold value for coding efficiency. To compress the transformed data, the proposed algorithm quantizes the wavelet coefficients using scalar quantizer in LL subband and vector quantizers for other subbands to increase compression ratio. The proposed algorithm shows improvements in compression ratio as well as PSNR compared with the existing block-based compression algorithms. In addition, it does not cause any blocking artifacts in very low bit rates even though it is also a block-based method. The proposed algorithm also has advantage in computational complexity over the existing wavelet-based compression algorithms since it is a block-based algorithm.

  • PDF

Design and performance analysis of turbo codes employing the variable-sized interleaver (가변 크기 인터리버를 사용한 turbo 부호의 설계와 성능 해석)

  • Lee, Chang-Woo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.28 no.2A
    • /
    • pp.86-95
    • /
    • 2003
  • With the advent of future mobile communication systems, the wireless transmission of the huge amount of multimedia data over the error-prone multipath fading channel has to overcome the inherent sensitivity to channel errors. To alleviate the effect of the channel errors, hosts of techniques based on the forward error correction(FEC) has been proposed at the cost of overhead rate. Among the FEC techniques, turbo code, whose performance has been shown to be very close to the Shannon limit, can be classified as a block-based error correction code. In this paper, considering the variable packet size of the multimedia data, we analyzed turbo codes employing the variable-sized interleaver. The effect of the various parameters on the BER performance is analyzed. We show that the turbo codes can be used as efficient error correction codes of multimedia data.

Implementation of a Variable-sized Block Motion Compensation Module for 249-Mpixels/sec Hardware HEVC Decoders (249 Mpixels/sec 하드웨어 HEVC 디코더의 가변 크기 블록 움직임 보상 모듈 구현)

  • Cho, Seunghyun;Byun, Kyungjin;Eum, Nak-Woong
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2014.11a
    • /
    • pp.4-6
    • /
    • 2014
  • 본 논문에서는 하드웨어 HEVC 디코더의 움직임 보상 모듈의 구조를 제안한다. 제안된 구조를 갖는 움직임 보상 모듈은 하드웨어 처리 싸이클 수와 내부메모리 크기를 감소시키기 위해 하나의 코딩 유닛을 그보다 작은 여러 개의 블록으로 분할하여 처리할 수 있다. 제안된 움직임 보상 구조는 캐시를 통해 외부 메모리에 접근하여 참조 픽쳐를 로딩하는 단계와 보간 필터를 거쳐 예측 샘플을 생성하는 단계로 내부-파이프라인을 구성하며 코딩 유닛의 크기에 따라 내부-파이프라인에서 처리할 블록의 크기를 결정한다. 본 논문에서는 코딩 유닛 분할의 기준이 되는 블록 크기를 결정하기 위한 절충사항에 대해서도 논의한다. 제안된 구조의 효율성을 판단하기 위해 구현된 움직임 보상 모듈을 RTL 시뮬레이션 및 FPGA 보드 검증을 통해 테스트 하였으며, SoC 로 제작될 경우 초당 249 Mpixel 을 처리하여 4K-UHD 시퀀스의 실시간 디코딩이 가능한 것으로 판단되었다.

  • PDF