• Journal of the Korean Society of Safety
• /
• 제34권6호
• /
• pp.50-57
• /
• 2019

In this study, various types of deep learning models that have been proposed recently are classified according to data input / output types and analyzed to find the deep learning model suitable for constructing a crack detection model. First the deep learning models are classified into image classification model, object segmentation model, object detection model, and instance segmentation model. ResNet-101, DeepLab V2, Faster R-CNN, and Mask R-CNN were selected as representative deep learning model of each type. For the comparison, ResNet-101 was implemented for all the types of deep learning model as a backbone network which serves as a main feature extractor. The four types of deep learning models were trained with 500 crack images taken from real concrete structures and collected from the Internet. The four types of deep learning models showed high accuracy above 94% during the training. Comparative evaluation was conducted using 40 images taken from real concrete structures. The performance of each type of deep learning model was measured using precision and recall. In the experimental result, Mask R-CNN, an instance segmentation deep learning model showed the highest precision and recall on crack detection. Qualitative analysis also shows that Mask R-CNN could detect crack shapes most similarly to the real crack shapes.

• Journal of the Korea Fashion and Costume Design Association
• /
• 제24권1호
• /
• pp.15-33
• /
• 2022

The purpose of this study was to categorize the decorative characteristics of the Rococo Age, which displays the most glamorous and elegant decorative beauty, in architecture, interior decorations, paintings, and patterns, and to analyze these characteristics and graft them onto art masks in a modern way. Piece I is a mixed media piece that based its motif on the ceilings and pulpits of the German Vis Pilgrimage Church, which is representative architecture of the Rococo Age. It was glamorously produced using gold and cubic zirconia. Piece II is also a mixed media piece that borrowed its motif from the exterior and gazebo of the Sanssouci Palace in Germany, another representative piece of architecture from the Rococo Age, and it was produced to clearly display the image of the Sanssouci Palace, using emerald and ivory. Piece III applies the furniture trends of the Rococo Age. Curves in S and C shapes, which can often be found in Chinese furniture, along with dark backgrounds, common in portrait paintings, were applied to give a sense of weight and dignity. Piece IV is an application of the fabric patterns of the Rococo Age. Continuous patterns of flowers and greenery stems were drawn on the mask to recreate the fabric patterns of the age. Piece V used the painting 'Swing' of the Rococo Age as its inspiration. Lace and ribbon decorations were used to emphasize feminine beauty and express the loveliness of the woman that appears in the painting. Piece VI borrows from the painting 'Madame de Pompadour' of the Rococo Age and the clothing worn by Pompadour. This piece grafted colors and themes through the painting and expressed a fusion of the dresses of Pompadour and lace that is clearly displayed in the architecture, paintings, clothing, interior decorations, and patterns of the Rococo Age, along with the rocaille (asymmetrically shaped decorations that resemble clams), flowers, leaves, stems, and Chinoiserie styles. These motifs clearly display the decorative characteristics of the age and these were grafted them onto art masks, confirming that it is possible to create new designs.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• 제9권2호
• /
• pp.212-216
• /
• 1999

SiC(3C) photodiodes (PDs) were fabricated on p-type Si(111) substrates using chemical vapor deposition (CVD) technique by pyrolyzing tetramethylsilane (TMS) with $H_{2}$ carrier gas. Electrical properties of SiC(3C) were investigated by Hall measurement and current-voltage (I-V) characteristics. SiC(3C) layers exhibited n-type conductivity. Ohmic contact was formed by thermal evaporation Al metal through a shadow-mask. The optical gain $(G_{op})$ of the SiC(3C)/Si PD was measured as a function of the incident wavelength. For the analysis of the photovoltaic detection of the Sic(3C) n/p PD, the spectral response (SR) has calculated by using the electrical parameters of the SiC(3C) layer and the geometric structure of the PD. The peak response calculated for properly chosen parameters was about 0.75 near 550 nm. We expect a good photoresponse in the SiC(3C) heterostructure for the wavelength range of 400~600 nm. The SiC(3C) photodiode can detect blue and near ultraviolet (UV) radiation.

• Proceedings of the Korean Vacuum Society Conference
• /
• 한국진공학회 2014년도 제46회 동계 정기학술대회 초록집
• /
• pp.162-162
• /
• 2014

최근 들어 wearable computing에 대한 수요가 증가하면서 flexible device에 대한 연구가 활발히 진행되고 있다. 하지만, flexible device를 구현하기 위해서는 기판의 damage를 줄이기 위한 저온공정, device life-time 향상을 위한 passivation, 와이어 본딩 등 다양한 문제들이 해결 되어야 한다. 이러한 문제들 중, polymer 기판과 금속간의 접착력을 향상시키기 위해서 많은 연구자들은 기판의 표면에 adhesive layer를 도포하거나 금속잉크의 solvent를 변화시키는 등의 연구를 진행해왔다. 종래의 연구는 기존 device를 대체 할 수 있을 정도의 생산성과 polymer 기판에 대한 열 적인 손상 이 문제가 되었다. 종래의 문제를 해결하기 위하여 저온공정, in-line system이 가능한 준 준 대기압 플라즈마를 사용하였다. 본 연구에서는 금속잉크를 Ink-jet으로 jetting하여 와이어 본딩 하는 과정에서 전도성 ink의 선폭을 유지시키고 접착력을 향상하기 위하여 준 대기압 플라즈마 공정을 이용하여 이러한 문제점을 해결하고자 하였다. Polymer 기판 표면에 roughness를 만들기 위해 대략 수백 nm 크기를 갖는 graphene flake를 spray coating하여 마스크로 사용하고 준 대기압 플라즈마를 이용하여 표면을 식각 함으로써 roughness를 형성시켰다. 준 대기압 플라즈마를 발생시키기 위해 double discharge system에서 6 slm/1.5 slm (He/O2) gas composition을 하부 전극에 흘려보내고 60 kHz, 5 kV 파워를 인가하였다. 동시에 상부 전극에는 30 kHz, 5 kV 파워를 인가하여 110초 동안 표면 식각 공정을 진행하였다. Graphene flake mask가 coating되어 있는 유연기판을 산소 플라즈마 처리 한 후 물에 3초 동안 세척하여 표면에 남아있는 graphene flake를 제거하고 6 slm/0.3 slm (He/SF6)의 유량으로 주파수와 파워 모두 동일 조건으로 110초 동안 표면 처리를 하였다. Figure 1은 표면 개질 과정과 graphene flake를 mask로 사용하여 얻은 roughness 결과를 SEM을 이용하여 관찰한 결과이다. 이와 같이 실험한 결과 ink와 기판간의 접촉면적을 늘려주고 접촉 각을 조절하여 Wenzel model 을 형성 할 수 있는 표면 roughness를 생성하였고 표면의 화학적 결합을 C-F group으로 치환하여 표면의 물과 접촉각 이 $47^{\circ}$에서 $130^{\circ}$로 증가하는 것을 확인하였다.

• The Journal of Bigdata
• /
• 제7권1호
• /
• pp.37-47
• /
• 2022

Autonomous delivery operation data is the key to driving a paradigm shift for last-mile delivery in the Corona era. To bridge the technological gap between domestic autonomous delivery robots and overseas technology-leading countries, large-scale data collection and verification that can be used for artificial intelligence training is required as the top priority. Therefore, overseas technology-leading countries are contributing to verification and technological development by opening AI training data in public data that anyone can use. In this paper, 326 objects were collected to trainn autonomous delivery robots, and artificial intelligence models such as Mask r-CNN and Yolo v3 were trained and verified. In addition, the two models were compared based on comparison and the elements required for future autonomous delivery robot research were considered.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• 제18권3호
• /
• pp.231-236
• /
• 2005

To investigate the electrical properties at the single grainboundary of ZnO varistors, micro-electrodes were fabricated on the surface which was polished and thermally etched. Our micro-electrode had 2000 $\AA$ silicon nitride layer between micro-electrode and ZnO surface. This layer was deposited by PECVD and etched by RIE after photoresistor pattering process using by mask 1. The metal patterning of micro-electrodes used lift-off method. We found that the breakdown voltage of single grainboundary is about 3.5∼4.2 V at 0.1 mA on I-V curves. Also, capacitance-voltage measurement at single grainboundary gave several parameters( $N_{d}$, $N_{t}$, $\Phi$$_{b}$, t) which were related with grainboundary.ary.

• ETRI Journal
• /
• 제25권4호
• /
• pp.270-273
• /
• 2003

This paper presents a simple process to integrate thin-film inductors with a bottom NiFe magnetic core. NiFe thin films with a thickness of 2 to 3${\mu}m$ were deposited by sputtering. A polyimide buffer layer and shadow mask were used to relax the stress of the NiFe films. The fabricated double spiral thin-film inductor showed an inductance of 0.49${\mu}H$ and a Q factor of 4.8 at 8 MHz. The DC-DC converter with the monolithically integrated thin-film inductor showed comparable performances to those with sandwiched magnetic layers. We simplified the integration process by eliminating the planarization process for the top magnetic core. The efficiency of the DC-DC converter with the monolithic thin-film inductor was 72% when the input voltage and output voltage were 3.5 V and 6 V, respectively, at an operating frequency of 8 MHz.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• 제20권5호
• /
• pp.1363-1371
• /
• 1996

This paper presents the design, fabrication, and testing of polysilicon electrostatic microactuators that resonate in the direction parallel to the silicon susbstrates. A set of six different designs has been developed using a theoretical model and design formulae developed for the mocroactuators. Microactuator prototypes are fabricated from a 2.1 $\mu{m}$-thick LPCVD polysilicon film, using a 4-mask surface-micromachining process. The prototypes are tested under a d.c. bias voltage of 45V with an a.c. drive voltage amplitude of 20 v.Measured resorant frequencies are in the ranges of 40-60 kHz, showing a good agreement to their theoretical estimates within error bounds of .$\pm$.5%. Important issues inthe design and microfabrication of the microactuators are discussed, together with potential applicaitons of the key technology involved.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• 제33A권4호
• /
• pp.136-141
• /
• 1996

In this paper, a new CMOS on-chip current reference circit for memory, operational amplifiers, comparators, and data converters is proposed. The reference current is almost independent of temeprature and power-supply variations. In the proposed circuit, the current component with a positive temeprature coefficient cancels that with a negative temperature coefficient each other. While conventional curretn and voltage reference circuits require BiCMOS or bipolar process, the presented circuit can be integrated on a single chip with other digiral and analog circits using a standard CMOS process and an extra mask is not needed. The prototype is fabricated employing th esamsung 1.0um p-well double-poly double-metal CMOS process and the chip area is 300um${\times}$135 um. The proposed reference current circuit shows the temperature coefficient of 380 ppm/.deg. C with the temperature changes form 30$^{\circ}C$ to 80$^{\circ}C$, and the output variation of $\pm$ 1.4% with the supply voltage changes from 4.5 V to 5.5 V.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 한국전기전자재료학회 2006년도 학술대회 및 기술세미나 논문집 디스플레이 광소자
• /
• pp.62-63
• /
• 2006

In this paper, the characteristics of polycrystalline silicon thin-film transistors (poly-Si TFTs) fabricated on polymer substrates are investigated. The a-Si films was laser annealed by using a XeCl excimer laser and a four-mask-processed poly-Si TFT was fabricated with fully self-aligned top gate structure. The fabricated nMOS TFT showed field-effect mobility of $30cm2/V{\cdot}s$, on/off ratio of 105 and threshold voltage of 5 V.