• Journal of international Conference on Electrical Machines and Systems
• /
• 제3권2호
• /
• pp.155-161
• /
• 2014

Industrial Static Var Generator (SVG) is typically applied at or near the load center to mitigate voltage fluctuation, flicker, phase unbalance, non-sine distortion or other load-related disturbance. Special attention is paid to the influence of grid voltage quality on SVG current, the non-sine distortion and unbalance of grid voltage causes not only the AC current distortion and unbalance but also the DC voltage fluctuation. In order to let the inverter voltage contain the fundamental negative sequence and harmonic component corresponding to the grid voltage, a new dual-loop control scheme is proposed to suppress the influence in this paper. The harmonic and negative sequence voltage decomposition algorithm and DC voltage control are also introduced. All these analyses can guide the practical applications. The simulation results verify the feasibility and effectiveness of the present control strategy and analyses.

• 한국태양에너지학회 논문집
• /
• 제32권spc3호
• /
• pp.228-234
• /
• 2012

This paper presents the algorithm of the compensation of the grid current distortion caused by the grid voltage unbalance and distortion in 3-phase bi-directional DC to AC inverter. Usually 3-phase grid system has unbalance and distortion because of connecting 1-phase and non-linear load with 3-phase load using same input node. Controlling 3-phase inverter by general method under the unbalanced and distorted grid voltage, the grid current has distortion. This distortion of the grid current cause the grid voltage distortion again. So, it need to control the grid current balanced and non-distorted, even the grid voltage gets unbalanced and distorted. There are some complex method to compensate the gird current distortion. it sugest simple method to solve the problem. PSIM simulation is used to validate the proposed algorithm.

• 전력전자학회논문지
• /
• 제18권2호
• /
• pp.161-168
• /
• 2013

This paper presents an algorithm of a compensation of the grid current distortion caused by the grid voltage unbalance and distortion in 3-phase bi-directional DC to AC inverter. Usually 3-phase grid system has unbalance and distortion because of connecting 1-phase and non-linear load with 3-phase load using same input node. Controlling 3-phase inverter by general method under the unbalanced and distorted grid voltage, the grid current has distortion. This distortion of the grid current cause the grid voltage distortion again. So, it need to control the grid current balanced and non-distorted, even the grid voltage gets unbalanced and distorted. There are some complex method to compensate the gird current distortion. it suggest simple method to solve the problem. Simulation and experiment is used to validate the proposed algorithm.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제55권1호
• /
• pp.54-60
• /
• 2006

A power limiting algorithm is proposed for stable operation of grid-connected inverter in case of grid voltage unbalance considering the operation limit of inverter. During the voltage unbalance the control performance of Inverter. is degraded and the output power contains 120Hz ripple due to the negative sequence of voltage. In this paper, conventional dual sequence current controller is implemented to solve these problems using separated control of positive and negative sequence. Especially the maximum power limit which guarantees the maximum rated current of the inverter is automatically calculated as the instant grid voltage changes. As soon as the voltage recovers the proposed algorithm can return to the normal power control mode accomplishing low voltage ride through. Proposed algorithm is verifed using PSCAD/EMTDC simulations and tested experimentally at 4.4kW wind turbine simulator set-up.

• Journal of Power Electronics
• /
• 제18권4호
• /
• pp.1245-1254
• /
• 2018

The stability of a grid-connected system (GCS) has become a critical issue with the increasing utilization of renewable energy sources. Under grid faults, however, a grid-connected inverter cannot work efficiently by using only the traditional droop control. In addition, the unbalance factor of voltage/current at the common coupling point (PCC) may increase significantly. To ensure the stable operation of a GCS under grid faults, the capability to compensate for grid imbalance should be integrated. To solve the aforementioned problem, an improved voltage-type grid-connected control strategy is proposed in this study. A negative sequence conductance compensation loop based on a positive sequence power droop control is added to maintain PCC voltage balance and reduce grid current imbalance, thereby meeting PCC power quality requirements. Moreover, a stable analysis is presented based on the small signal model. Simulation and experimental results verify the aforementioned expectations, and consequently, the effectiveness of the proposed control scheme.

• Journal of Power Electronics
• /
• 제8권1호
• /
• pp.10-22
• /
• 2008

The wind-driven doubly fed induction generator (DFIG) is currently under pressure to be more grid-compatible. The main concern is the fault ride-through (FRT) requirement to keep the generator connected to the grid during faults. In response to this, the paper introduces a novel model and new control scheme for the DFIG. The model provides a means of direct stator power control and considers the stator transients. On the basis of the derived model, a robust linear quadratic (LQ) controller is synthesized. The control law has proportional and integral actions and takes account of one sample delay in the input owing to the microprocessor's execution time. Further, the influence of the grid voltage imperfection is mitigated using frequency shaped cost functional method. Compensation of the rotor current pulsations is proposed to improve the FRT capability as well as the generator performance under grid voltage unbalance. As a consequence, the control system can achieve i) fast direct power control without instability risk, ii) alleviation of the problems associated with the DFIG operation under unbalanced grid voltage, and iii) high probability of successful grid FRT. The effectiveness of the proposed solution is confirmed through simulation studies on 2MW DFIG.

• 전기학회논문지
• /
• 제62권11호
• /
• pp.1560-1565
• /
• 2013

This paper proposes the control method for compensating for unbalanced grid current and reducing a total harmonic distortion (THD) of the grid current at the three-phase grid-connected inverter systems under unbalancd and distorted grid voltage conditions. The THD of the grid current caused by grid voltage harmonics is derived by considering the phase delay and magnitude attenuation due to the hardware low-pass filter (LPF). The Cauchy-Schwarz inequality theory is used in order to search more easily for a minimum point of THD. Both the gain and angle of a compensation voltage at the minimum point of THD of the grid current are derived. The negative-sequence components in the three-phase unbalanced grid voltage are cancelled in order to achieve the balanced grid current. The simulation and experimental results show the validity of the proposed control methods.

• 전력전자학회논문지
• /
• 제20권1호
• /
• pp.91-103
• /
• 2015

This paper investigates control algorithms for a doubly fed induction generator with a back-to-back three-level neutral-point clamped voltage source converter in a medium-voltage wind power system under unbalanced grid conditions. Negative sequence control algorithms to compensate for unbalanced conditions have been investigated with respect to four performance factors: fault ride-through capability, instantaneous active power pulsation, harmonic distortions, and torque pulsation. The control algorithm having zero amplitude of torque ripple indicates the most cost-effective performance in terms of torque pulsation. The least active power pulsation is produced by a control algorithm that nullifies the oscillating component of the instantaneous stator active and reactive power. A combination of these two control algorithms depending on operating requirements and depth of grid unbalance presents the most optimized performance factors under generalized unbalanced operating conditions, leading to a high-performance DFIG wind turbine system with unbalanced grid adaptive features.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2013년도 전력전자학술대회 논문집
• /
• pp.246-247
• /
• 2013

This paper investigates control algorithms for a doubly fed induction generator with a back-to-back three-level neutral-point clamped voltage source converter in medium voltage wind power system under unbalanced grid conditions. Control algorithms to compensate for unbalanced conditions have been investigated with respect to four performance factors; fault ride-through capability, instantaneous active power pulsation, harmonic distortions, and torque pulsation. The control algorithm having zero amplitude of torque ripple shows the most cost-effective performance concerning torque pulsation. The least active power pulsation is produced by control algorithm that nullifies the oscillating component of the instantaneous stator active and reactive power. Combination of these two control algorithms depending on the operating requirements and depth of grid unbalance presents most optimized performance factors under the generalized unbalanced operating conditions leading to high performance DFIG wind turbine system. The proposed control algorithms are verified through transient response in the simulation.

• 전기학회논문지
• /
• 제67권11호
• /
• pp.1447-1454
• /
• 2018

In this paper, the design of robust DSC-PLL(Delayed Signal Cancellation Phase Locked Loop) is proposed for coping with frequency variation. This method shows significant performance for detection of fundamental positive sequence component voltage when the grid voltage is polluted by grid unbalance and frequency variation. The feedback frequency estimation of DSC-PLL is tracking the drift in the phase by unbalance and frequency variation. The robust DSC PLL is to present the analysis on method and performance under frequency variations. These compensation algorithms can correct for discrepancies of changing the frequency within maximum 193[ms] and improve traditional DSC-PLL. Linear interpolation method is adopted to reduce the discretized errors in the digital implementation of the PLL. For verification of robust characteristic, PLL methods are implemented on FPGA with a discrete fixed point based. The proposed method is validated by both Matlab/Simulink and experimental results based on FPGA(XC7Z030).