• Title/Summary/Keyword: UMC model

Search Result 5, Processing Time 0.017 seconds

Development of UMC Teaching and Learning Strategy for Computational Thinking (컴퓨팅 사고 향상을 위한 UMC 수업전략의 개발과 적용)

  • Jeon, Soojin;Han, Seonkwan
    • Journal of The Korean Association of Information Education
    • /
    • v.20 no.2
    • /
    • pp.131-138
    • /
    • 2016
  • We have developed a UMC (Use-Modify-Create) strategy for the improvement of computational thinking in SW education. UMC model is an instructional strategy that students analyze examples of algorithms, modify-expand it and to develop new SW. First, we applied the UMC classes during 1 semester targeting pre-service teachers. To explore the effectiveness of the proposed model, we conducted a t-test for improving students' self-CT. Through a result, we found that is the UMC teaching-learning strategy helped the CT concepts and practice skills. In addition, we could see the Use and Create steps help to improve the ability of students' CT than directly teaching and Modify steps.

A Study for the validity analytic Model of U-City Management Center (UMC의 타당성 평가 모델에 대한 연구)

  • Kim, Byung-Sun;Suh, Chang-Jin
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2010.11a
    • /
    • pp.1462-1464
    • /
    • 2010
  • U-City는 도시에 IT를 접목하여 도시의 운영과 관리를 효율화하고 다양한 서비스의 도입을 통해 주민들의 복지 향상을 목적으로 하는 신개념의 도시이다. UMC(U-City Management Center)는 U-City의 핵심요소로 U-City의 각종 서비스의 관리 운영을 통제하고, 새로운 부가가치를 생성하는 역할을 한다. 하지만 정보화 사업을 타당성 분석없이 진행하는 경우 전반적인 재정의 운영이라는 정책적인 측면에서 문제가 발생할 소지가 크다. 따라서 UMC 타당성 분석이 선행되어야 한다. 본 논문에서는 정보화사업의 타당성 분석을 위한 선행연구들을 분석하고, UMC의 타당성 분석을 위하여 AHP 모델을 적용하였다. 또한 도출된 모델을 이용하여 구축중인 UMC의 타당성을 분석하였으며, 분석 결과 기술적 타당성, 경제적 타당성, 정책적 타당성 중 기술적 타당성이 가장 낮은 것으로 평가되어 향후 기술적 문제를 보완해야함을 도출하였다.

Development of SW Education Model based on HVC Learning Strategy for Improving Computational Thinking (컴퓨팅 사고 함양을 위한 HVC 학습전략 기반 SW교육모델 개발)

  • Sung, Younghoon
    • Journal of The Korean Association of Information Education
    • /
    • v.21 no.5
    • /
    • pp.583-593
    • /
    • 2017
  • In order to overcome the difficulties of programming education for beginners, various research strategies such as UMC(Use-Modify-Create), design based learning, discovery learning and play learning are applied. In this study, we developed a HVC(History-VR Coding-Collaboration) learning strategy model for the improvement of learner's computational thinking. The HVC model is composed of a combination module of block type. We developed a 12th session storytelling - based virtual reality programming curriculum. As a result, HVC model and SW education program showed significant difference in improvement of learner's computational thinking.

Hardware Design of Rate Control for H.264/AVC Real-Time Video Encoding (실시간 영상 부호화를 위한 H.264/AVC의 비트율 제어 하드웨어 설계)

  • Kim, Changho;Ryoo, Kwangki
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.49 no.12
    • /
    • pp.201-208
    • /
    • 2012
  • In this paper, the hardware design of rate control for real-time video encoded is proposed. In the proposed method, a quadratic rate distortion model with high-computational complexity is not used when quantization parameter values are being decided. Instead, for low-computational complexity, average complexity weight values of frames are used to calculate QP. For high speed and low computational prediction, the MAD is predicted based on the coded basic unit, using spacial and temporal correlation in sequences. The rate control is designed with the hardware for fast QP decision. In the proposed method, a quadratic rate distortion model with high-computational complexity is not used when quantization parameter values are being decided. Instead, for low-computational complexity, average complexity weight values of frames are used to calculate QP. In addition, the rate control is designed with the hardware for fast QP decision. The execution cycle and gate count of the proposed architecture were reduced about 65% and 85% respectively compared with those of previous architecture. The proposed RC was implemented using Verilog HDL and synthesized with UMC $0.18{\mu}m$ standard cell library. The synthesis result shows that the gate count of the architecture is about 19.1k with 108MHz clock frequency.

The Difference of Computational Thinking and Attitudes toward Robots according to Assistant Teacher in SW Education Using Robot (로봇 활용 SW 교육에서 보조 교사 유무에 따른 컴퓨팅사고력, 로봇에 대한 태도의 차이)

  • Noh, Jiyae
    • Journal of The Korean Association of Information Education
    • /
    • v.22 no.3
    • /
    • pp.307-316
    • /
    • 2018
  • In this study, we conduct SW education using robot in elementary school, to examine the effects of SW education using robot and identify differences dependeing on the presence of assistance teacher. In order to achieve the purpose of this study, SW education using robot was conducted to 29 students. After collecting data, we examined mean difference using matched pair t-test and ANCOVA. Our results show that SW education using robot significantly improved CT and attitudes toward robots. CT, however, was not significantly improved in control group. Further, although improvement in attitudes toward robots was not associated with presence of assistance teacher, presence of assistance teacher did play a role in improvement of CT. This study was investigated effects of the SW education using robot and identify differences depending on the presence of assistant teacher, and expanded the understanding of the SW education using robot.