• 제어로봇시스템학회:학술대회논문집
• /
• 2005.06a
• /
• pp.782-785
• /
• 2005

This article introduces technique to reduce harmonic by using the $5^{th}$ and $7^{th}$ harmonic tune filter and line reactor in the comparison to the technique of intervening firing method at the pulse of the 6-pulse phase-controlled converter in every 1/6 period. The design of the technique introduced in this article is to reduce the harmonic distortion of the current and the voltage resulted from three-phase thyristor phase-controlled converter. The waveform obtained from the experiment was analyzed on the spectrum of the current, voltage and the total harmonic distortion. The double firing method causes zero vectors of output voltage and input current. Designing the mechanism of the converter based on the idea of Park Vector Theory, the number of harmonic distortion in the intervening firing method were compared to those in normal firing method.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.22 no.1
• /
• pp.67-74
• /
• 2017

This study proposes a novel random pulse-width modulation (PWM) technique with a constant switching frequency utilizing a random offset voltage. The proposed PWM technique spreads switching harmonics by varying the position of an active voltage vector without a switching frequency variation. The implementation of the proposed PWM technique is simple because it does not require additional hardware and complex algorithm. The proposed random PWM technique is compared with the conventional PWM technique on the factors of harmonic spectrum, total harmonic distortion, and harmonic spread factor to confirm the harmonic spread effect. The validity of the proposed method is verified by simulations and experiments on a three-phase inverter drive system.

• Journal of Power Electronics
• /
• v.15 no.4
• /
• pp.964-973
• /
• 2015

This paper presents a simple approach for the selective harmonic elimination (SHE) of multilevel inverter based on the transistor-clamped H-bridge (TCHB) family. The SHE modulation is derived from the sinusoidal voltage-angle equal criteria corresponding to the optimized switching angles. The switching angles are computed offline by solving transcendental non-linear equations characterizing the harmonic contents using the Newton-Raphson method to produce an optimum stepped output. Simulation and experimental tests are conducted for verification of the analytical solutions. An Altera DE2 field-programmable gate array (FPGA) board is used as the digital controller device in order to verify the proposed SHE modulation in real-time applications. An analysis of the voltage total harmonic distortion (THD) has been obtained for multiple output voltage cases. In terms of the THD, the results showed that the higher the number of output levels, the lower the THD due to an increase number of harmonic orders being eliminated.

• Journal of Power Electronics
• /
• v.18 no.6
• /
• pp.1889-1900
• /
• 2018

Harmonic current mitigation is vital in power distribution networks owing to the inflow of nonlinear loads, distributed generation, and renewable energy sources. The active power filter (APF) is the current electrical equipment that can dynamically compensate for harmonic distortion and eliminate asymmetrical loads. The compensation performance of an APF largely depends on the control strategy applied to the voltage source inverter (VSI). Model predictive control (MPC) has been demonstrated to be one of the effective control approaches to providing fast dynamic responses. This approach covers different types of power converters due to its several advantages, such as flexible control scheme and simple inclusion of nonlinearities and constraints within the controller design. In this study, a finite control set-MPC technique is proposed for the control of VSIs. Unlike conventional control methods, the proposed technique uses a discrete time model of the shunt APF to predict the future behavior of harmonic currents and determine the cost function so as to optimize current errors through the selection of appropriate switching states. The viability of this strategy in terms of harmonic mitigation is verified in MATLAB/Simulink. Experimental results show that MPC performs well in terms of reduced total harmonic distortion and is effective in APFs.

• The Transactions of the Korean Institute of Electrical Engineers A
• /
• v.53 no.7
• /
• pp.389-396
• /
• 2004

This paper introduces a new algorithm to calculate distortion power using complex THD(Total Harmonic Distortion) index. The proposed algorithm involves FFT(Fast Fourier Transform) to compute real and imaginary THDs of voltage and current. Case studies are presented to show the availability of the proposed method.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.61 no.10
• /
• pp.1554-1560
• /
• 2012

In this paper, the even harmonic current(2nd, 4th, 6th, 8th) of the arc fault current and normal current were measured in computer load and analyzed. The BPF with GIC was developed to detection of harmonic, the exact center frequency and a high degree of sharpness could be easily obtained. The total even harmonic distortion due to series arc fault in computer load was 31.2%, this value was increased 3.9 times better than the total even harmonic distortion of normal current. The results of analysis of arc fault current RMS variation rate and Peak variation rate per half-cycle, The RMS average variation rate are as follows ; the 2nd harmonic was 0.24, the 4th harmonic was 0.15, the 6th harmonic was 0.19, the 8th harmonic was 0.25, respectively. The Peak average variation rate are as follows ; the 2nd harmonic was 0.19, the 4th harmonic was 0.12, the 6th harmonic was 0.13, the 8th harmonic was 0.15, respectively. The results of this analysis utilize data to detect of series arc fault on wiring of computer load.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2010.11a
• /
• pp.689-690
• /
• 2010

• Journal of Electrical Engineering and Technology
• /
• v.13 no.2
• /
• pp.711-721
• /
• 2018

This paper presents a single-phase asymmetric half-bridge cascaded multilevel inverter based series active power filter (SAPF) for harmonic voltage compensation. The effect of level number on performance of the proposed SAPF is examined in terms of total harmonic distortion (THD) and system efficiency. Besides, the relationship between the level number and the number of switching device are compared with the other multilevel inverter topologies used in APF applications. The paper is also aimed to demonstrate the capability of the SAPF for compensating harmonic voltages alone, without using a passive power filter (PPF). To obtain the required output voltage, a new switching algorithm is developed. The proposed SAPF with levels of 7, 15 and 31 is used in both simulation and experimental studies and the harmonic voltages of the load connected to the point of common coupling (PCC) is compensated under two different loading conditions. Furthermore, very high system efficiency values such as 98.74% and 96.84% are measured in the experimental studies and all THD values are brought into compliance with the IEEE-519 Standard. As a result, by increasing the level number of the inverter, lower THD values can be obtained even under high harmonic distortion levels while system efficiency almost remains the same.

• Journal of IKEEE
• /
• v.27 no.3
• /
• pp.319-326
• /
• 2023

In this paper, simulation and experimental results are presented, including the implementation of a digital controller for robust output voltage control of a single-phase voltage source inverters (VSIs) and total harmonic distortion (T.H.D.v) analysis. Typically, the VSIs uses a proportional integral (PI) controller for the current controller on the inner loop and a proportional resonant (PR) controller for the voltage controller on the outer loop to control the output voltage. However, non-linear loads still produce high-order odd harmonic distortion. Therefore, in this paper, a proportional multiple resonance (PMR) controller with a resonance controller for odd harmonic frequencies is proposed to suppress harmonic distortion. Analyze the frequency response of controllers for VSI plants and design PMR controllers. Through simulation, the total harmonic distortion characteristics of the output voltage are compared and verified when PI and PMR are used as voltage controllers. Both linear and non-linear loading conditions were considered. Finally, the effectiveness of the PMR controller was demonstrated by applying it to a 3kW VSIs prototype.

• Journal of Power Electronics
• /
• v.13 no.4
• /
• pp.712-718
• /
• 2013

This paper proposes a control method for reducing the total harmonic distortion (THD) of the grid current of three-phase grid-connected inverter systems when the grid voltage is distorted. The THD of the grid current caused by grid voltage harmonics is derived by considering the phase delay and magnitude attenuation due to the hardware low-pass filter (LPF). The Cauchy-Schwarz inequality theory is used in order to search more easily for the minimum point of the THD. Both the gain and angle of the compensation voltage at the minimum point of the THD of the grid current are derived with the variation of cut-off frequencies of the hardware LPF. Simulation and experimental results show the validity of the proposed control methods.