• Title/Summary/Keyword: TiO$_2$-SiO$_2$

Search Result 1,732, Processing Time 0.037 seconds

Application of OLED as the Integrated Light source for the Portable Lab-On-a-Chip (휴대형 랩온어칩을 위한 집적화 광원으로의 OLED 적용)

  • Kim, Ju-Hwan;Shin, Kyeong-Sik;Kim, Young-Min;Kim, Yong-Kook;Yang, Yeun-Kyeong;Kim, Tae-Song;Kang, Ji-Yoon;Kim, Sang-Sig;Ju, Byeong-Kwon
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.05a
    • /
    • pp.193-197
    • /
    • 2004
  • The organic light emitting diode (OLED) is proposed as the novel source in the microchip because it has ideal merits (various wavelengths, thin-film structure and overall emitting) for the integration. In this paper, we fabricated the finger-type pin photodiodes for fluorescence detection and the advanced microchip with OLED integrated pn the microchannel. The finger-type in the diode design extended the depletion region and reduced the internal resistance about 31.2% than rectangular-type. The photodiodes had a 100pA leakage current and a 8720 sensitivity $(I_{Light}/I_{Dark})$ at -1 V bias. The interference filter with 32 layers ($SiO_2$, $TiO_2$) was directly deposited on the photodiode. The OLED was fabricated on the ITO coated glass and was bonded with LOC. The application of thin-film OLED increased the excitation efficiency and simplified the integration process extremely. The prototype device of this application had a superior sensitivity of 100nM-LOD in the fluorescence detection.

  • PDF

전처리 조건에 따른 구리박막 표면에서의 특성변화

  • No, Sang-Su;Choe, Eun-Hye;Samuel, T.K.;Yun, Jae-Sik;Jo, Yang-Rae;Na, Sa-Gyun;Lee, Yeon-Seung
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.02a
    • /
    • pp.260-260
    • /
    • 2012
  • 최근 IT산업의 급속한 발달로 모바일 제품과 반도체 및 IC 패키지 등의 전자제품의 소형화, 경량화 및 고성능화되어 가고 있다. 따라서 반도체 공정에서 단위소자의 고속화를 구현하기 위한 금속배선공정에 사용되는 금속재료가 최근에 최소 선폭을 갖는 디바이스에서는 구리를 배선 재료로 전환하고, 향후에는 모든 디바이스가 구리를 주요 배선재료로 사용할 것으로 예측되고 있다. 반도체 소자 공정 중 시료 표면 위에 형성되는 오염물은 파티클, 유기오염물, 금속 불순물 그리고 자연 산화막으로 나눌 수 있다. 구리 표면에 생성되는 부식생성물의 종류에는 CuO, $Cu_2O$, $Cu(OH)_2$, $CuCO_3{\cdot}Cu(OH)_2$와 같은 생성물들이 있다. 이러한 부식생성물이 구리박막 표면에 형성이 되면 성장된 구리박막의 특성을 저하시키게 된다. 이러한 다양한 오염물들을 제거하기 위해서 여러 가지 전처리 공정에 대한 연구가 보고되고 있다. 본 연구에서, 스퍼터 방식으로 구리를 증착한 웨이퍼 (Cu/Ti/Si) 를 대기 중에 노출시켜 자연 산화막을 성장시키고, 이 산화막과 대기로부터 흡착된 불순물을 제거하기 위해 계면 활성제인 TS-40A와 $NH_4OH$ 수용액을 사용하여 이들 수용액이 구리 표면층에 미치는 영향에 대해 조사 분석하였다. 사용된 TS-40A는 알칼리 탈지제로서 웨이퍼 표면의 유기물을 제거하는 역할을 하며, $NH_4OH$는 구리를 제거하는 부식액으로 산업현장에서 널리 사용되고 있다. 다양한 표면 전처리 조건에 따른 구리박막 표면의 형상 및 미시적 특성변화를 SEM과 AFM을 이용하여 관찰하였고, 표면의 화학구조 및 성분 변화를 관찰하기 위해 XPS를 측정하였으며, 전기적 특성변화를 관찰하기 위해 4-point prove를 사용하여 박막의 면저항을 측정하였다.

  • PDF

Geochemistry and Petrogenesis of Pan-african Granitoids in Kaiama, North Central, Nigeria

  • Aliyu Ohiani Umaru;Olugbenga Okunlola;Umaru Adamu Danbatta;Olusegun G. Olisa
    • Economic and Environmental Geology
    • /
    • v.56 no.3
    • /
    • pp.259-275
    • /
    • 2023
  • Pan African granitoids of Kaiama is comprised of K-feldspar rich granites, porphyritic granites, and granitic gneiss that are intruded by quartz veins and aplitic veins and dykes which trend NE-SW. In order to establish the geochemical signatures, petrogenesis, and tectonic settings of the lithological units, petrological, petrographical, and geochemical studies was carried out. Petrographic analysis reveals that the granitoids are dominantly composed of quartz, plagioclase feldspar, biotite, and k-feldspar with occasional muscovites, sericite, and opaque minerals that constitute very low proportion. Major, trace, and rare earth elements geochemical data reveal that the rocks have moderate to high silica (SiO2=63-79.7%) and alumina (Al2O3=11.85-16.15) contents that correlate with the abundance of quartz, feldspars, and biotite. The rocks are calc-alkaline, peraluminous (ASI=1.0-<1.2), and S-type granitoids sourced by melting of pre-existing metasedimentary or sedimentary rocks containing Al, Na, and K oxides. They plot dominantly in the WPG and VAG fields suggesting emplacement in a post-collisional tectonic setting. On a multi-element variation diagram, the granitoids show depletion in Ba, K, P, Rb, and Ti while enrichment was observed for Th, U, Nd, Pb and Sm. Their rare-earth elements pattern is characterized by moderate fractionation ((La/Yb)N=0.52-38.24) and pronounced negative Eu-anomaly (Eu/Eu*=0.02-1.22) that points to the preservation of plagioclase from the source magma. Generally, the geochemical features of the granitoids show that they were derived by the partial melting of crustal rocks with some input from greywacke and pelitic materials in a typical post-collisional tectonic setting.

Dielectric Brekdown Chatacteristecs of the Gate Oxide for Ti-Polycide Gate (Ti-Ploycide 게이트에서 게이트산화막의 전연파괴특성)

  • Go, Jong-U;Go, Jong-U;Go, Jong-U;Go, Jong-U;Park, Jin-Seong;Go, Jong-U
    • Korean Journal of Materials Research
    • /
    • v.3 no.6
    • /
    • pp.638-644
    • /
    • 1993
  • The degradation of dielectric breakdown field of 8nm-thick gate oxide ($SiO_2$) for Tipolycide MOS(meta1-oxide-semiconductor) capacitor with different annealing conditions and thickness of the polysilicon film on gate oxide was investigated. The degree of degradation in dielectric breakdown strength of the gate oxide for Ti-polycide gate became more severe with increasing annealing temperature and time, especially, for the case that thickness of the polysilicon film remained on the gate oxide after silicidation was reduced. The gate oxide degradation may be occurred by annealing although there is no direct contact of Ti-silicide with gate oxide. From SIMS analysis, it was confirmed that the degration of gate oxide during annealing was due to the diffusion of titanium atoms into the gate oxide film through polysilicon from the titanium silicide film.

  • PDF

A Study on Intermediate Layer for Palladium-Based Alloy Composite Membrane Fabrication (팔라듐 합금 복합막 제조를 위한 Intermediate Layer 연구)

  • Hwang, Yong-Mook;Kim, Kwang-Je;So, Won-Wook;Moon, Sang-Jin;Lee, Kwan-Young
    • Applied Chemistry for Engineering
    • /
    • v.17 no.5
    • /
    • pp.458-464
    • /
    • 2006
  • The Pd-Ni-Ag alloy composite membrane using modified porous stainless steel (PSS) as a substrate was prepared by a electroless plating technique. In this work, we have introduced the intermediate layer between Pd-based alloy and a metal substrate. As an intermediate layer, the mixtures of nickel powder and inorganic sol such as $SiO_{2}$ sol, $Al_{2}O_{3}$ sol, and $TiO_{2}$ sol were used. The intermediate layers were coated onto a PSS substrate according to various membrane preparation conditions and then $N_{2}$ fluxes through the membranes with different intermediate layers were measured. The surface morphology of the intermediate layer in the mixture of nickel powder and inorganic sol was analyzed using scanning electron microscope (SEM). Finally, the Pd-Ni-Ag alloy composite membrane using the support coated with the mixture of nickel powder and silica as an intermediate layer was fabricated and then the gas permeances for $H_{2}$ and $N_{2}$ through the Pd-based membrane were investigated. The selectivity of $H_2/N_2$ was infinite and the $H_{2}$ flux was $1.39{\times}10^{-2}mol/m^2{\cdot}s$ at the temperature of $500^{\circ}C$ and trans-membrane pressure difference of 1 bar.

Fabrication of MFISFET Compatible with CMOS Process Using $SrBi_2Ta_2O_9$(SBT) Materials

  • You, In-Kyu;Lee, Won-Jae;Yang, Il-Suk;Yu, Byoung-Gon;Cho, Kyoung-Ik
    • Transactions on Electrical and Electronic Materials
    • /
    • v.1 no.1
    • /
    • pp.40-44
    • /
    • 2000
  • Metal-ferroelectric-insulator-semoiconductor field effect transistor (MFISFETs) were fabricated using CMOS processes. The Pt/SBT/NO combined layers were etched for forming a conformal gate by using Ti/Cr metal masks and a two step etching method, By the method, we were able to fabricate a small-sized gate with the dimension of $16/4{\mu}textrm{m}$ in the width/length of gate. It has been chosen the non-self aligned source and drain implantation process, We have deposited inter-layer dielectrics(ILD) by low pressure chemical vapor deposition(LPCVD) at $380^{circ}C$ after etching the gate structure and the threshold voltage of p-channel MFISFETs were about 1.0 and -2.1V, respectively. It was also observed that the current difference between the $I_{ON}$(on current) and $I_{OFF}$(off current) that is very important in sensing margin, is more that 100 times in $I_{D}-V_{G}$ hysteresis curve.

  • PDF

Low Temperature Sintering of PNN-PZT Ceramic for Piezoelectric Generator and Its Piezoelectric Properties (압전 발전시스템 개발을 위한 PNN-PZT 세라믹스의 저온소결 및 압전특성 평가)

  • Lee, Myung-Woo;Kim, Sung-Jin;Yoon, Man-Soon;Ryu, Sung-Lim;Kweon, Soon-Yong
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.06a
    • /
    • pp.306-306
    • /
    • 2008
  • 기계적 에너지를 전기적 에너지로 변환하는 에너지 변환소자인 압전 세라믹스는 액추에이터, 변압기, 초음파모터, 초음파 소자 및 각종 센서로 응용되고 있으며, 그 응용분야는 크게 증가하고 있다. 최근에는 이러한 압전 소자를 앞으로 도래하는 ubiquitous, 무선 모바일 시대의 휴대용 전자제품, robotics, MEMS 분야 등의 대체 에너지원으로 응용하기 위한 연구가 진행되고 있다. 특히 인간의 걷기 운동 등과 같은 일상적인 동작으로 필요한 전력을 얻을 수 있고, 세라믹 소자를 이용하기 때문에 전자노이즈가 발생되지 않을 뿐 아니라 반영구적으로 사용할 수 가 있어서, 기존 이차전지를 대체 또는 보완 할 수 있는 방안도 검토되고 있다. PZT계 세라믹스는 높은 유전상수와 우수한 압전특성으로 전자세라믹스 분야에서 가장 널리 사용되어지고 있지만 $1200^{\circ}C$ 이상의 높은 소결온도 때문에 $1000^{\circ}C$ 부근에서 급격히 휘발되는 PbO로 인한 환경오염과 기본조성의 변화로 인한 압전 특성의 저하가 문제시 되고 있다. 또한 적층 세라믹스의 제작 시 구조적 특성상 내부전극이 도포된 상태에서 동시 소결이 필요한데, 융점이 낮은 Ag전극 대신 값비싼 Pd나 Pt가 다량 함유된 Ag/Pd, Ag/Pt 전극이 사용되고 있어 경제성이 떨어지는 단점을 갖게 된다. 순수 Ag 전극을 사용하거나 Ag의 비율이 높은 내부전극을 사용하기 위해서는 $900^{\circ}C$ 이하에서 소결되고 우수한 전기적 특성을 보이는 압전 세라믹스를 개발 하는 것이 필요하다. 따라서 본 연구에서는 압전특성이 우수한 $(Pb_{1-x}Cd_x)(Ni_{1/3}/Nb_{2/3})_{0.25}(Zr_{0.35}/Ti_{0.4})O_3$ 계의 조성을 설계하고, 소걸온도를 낮추기 위해서 2 단계 하소법을 이용하였다. 또한 $MnCO_3$, $SiO_2$, $Pb_3O_4$ 등을 소량 첨가하여 액상 소결 특성을 부여하여 소결 온도를 감소시키려는 시도도 하였다. 분말을 볼 밀링 (ball milling)을 통해 24시간 동안 혼합하고, 혼합된 분말은 $800^{\circ}C$에서 2시간 동안 하소하였다. 하소한 분말을 다시 72시간 동안 볼 밀링 하여 최종 분말을 얻었다. 최종 분말에 PVB를 첨가하여 직경 15mm의 디스크 형태로 성형한 후, 850~$975^{\circ}C$ 범위에서 온도를 변화시키면서 소결을 하였다. 최종 분말 및 소결된 시편을 XRD분석을 통하여 상을 확인하였고, SEM을 이용하여 미세조직을 관찰 하였다. 전기적 특성을 평가하기 위하여 두께를 1mm로 연마한 시편에 Ag 전극을 도포하여 $650^{\circ}C$에서 열처리한 후, 분극처리 하였다. 압전특성은 $d_{33}$-meter로 측정하였고, impedance analyzer를 이용하여 압전 특성 (전기기계결합계수 및 기계적품질계수)을 측정 하였다. 또한 강유전체 특성 평가 장치 (Precision-LC)를 이용하여 분극-전계 특성을 평가하였다. 이상의 연구를 통하여 소결 온도가 $900^{\circ}C$인 경우에서도 양호한 압전 특성을 확보 할 수 있었다.

  • PDF

Microtube Light-Emitting Diode Arrays with Metal Cores

  • Tchoe, Youngbin;Lee, Chul-Ho;Park, Junbeom;Baek, Hyeonjun;Chung, Kunook;Jo, Janghyun;Kim, Miyoung;Yi, Gyu-Chul
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2016.02a
    • /
    • pp.287.1-287.1
    • /
    • 2016
  • Three-dimensional (3-D) semiconductor nanoarchitectures, including nano- and micro- rods, pyramids, and disks, are emerging as one of the most promising elements for future optoelectronic devices. Since these 3-D semiconductor nanoarchitectures have many interesting unconventional properties, including the use of large light-emitting surface area and semipolar/nonpolar nano- or micro-facets, numerous studies reported on novel device applications of these 3-D nanoarchitectures. In particular, 3-D nanoarchitecture devices can have noticeably different current spreading characteristics compared with conventional thin film devices, due to their elaborate 3-D geometry. Utilizing this feature in a highly controlled manner, color-tunable light-emitting diodes (LEDs) were demonstrated by controlling the spatial distribution of current density over the multifaceted GaN LEDs. Meanwhile, for the fabrication of high brightness, single color emitting LEDs or laser diodes, uniform and high density of electrical current must be injected into the entire active layers of the nanoarchitecture devices. Here, we report on a new device structure to inject uniform and high density of electrical current through the 3-D semiconductor nanoarchitecture LEDs using metal core inside microtube LEDs. In this work, we report the fabrications and characteristics of metal-cored coaxial $GaN/In_xGa_{1-x}N$ microtube LEDs. For the fabrication of metal-cored microtube LEDs, $GaN/In_xGa_{1-x}N/ZnO$ coaxial microtube LED arrays grown on an n-GaN/c-Al2O3 substrate were lifted-off from the substrate by wet chemical etching of sacrificial ZnO microtubes and $SiO_2$ layer. The chemically lifted-off layer of LEDs were then stamped upside down on another supporting substrates. Subsequently, Ti/Au and indium tin oxide were deposited on the inner shells of microtubes, forming n-type electrodes of the metal-cored LEDs. The device characteristics were investigated measuring electroluminescence and current-voltage characteristic curves and analyzed by computational modeling of current spreading characteristics.

  • PDF

Analysis for Buffer Leakage Current of High-Voltage GaN Schottky Barrier Diode (고전압 GaN 쇼트키 장벽 다이오드의 완충층 누설전류 분석)

  • Hwang, Dae-Won;Ha, Min-Woo;Roh, Cheong-Hyun;Park, Jung-Ho;Hahn, Cheol-Koo
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.2
    • /
    • pp.14-19
    • /
    • 2011
  • We have fabricated GaN Schottky barrier diode (SBD) for high-voltage applications on Si substrate. The leakage current and the electrical characteristics of GaN SBD are investigated by annealing metal-semiconductor junctions. Ohmic junctions of Ti/Al/Mo/Au and Schottky junctions of Ni/Au are used in the fabrication. A test structure is proposed to measured buffer leakage current through a mesa structure. When annealing temperature is increased from $700^{\circ}C$ to $800^{\circ}C$, measured buffer leakage current is also increased from 87 nA to 780 nA at the width of 100 ${\mu}m$. The diffusion of Au, Ti, Mo, O into GaN buffer layer increases the leakage current and that is verified by Auger electron spectroscopy. Experimental results show that the low leakage current and the high breakdown voltage of GaN SBD are achieved by annealing metal-semiconductor junctions.

Characteristics Analysis of Total Internal Reflection-based Dielectric Multi-layer Sensor Using Plasmonics Phenomena (플라즈모닉스 현상을 이용한 전반사 기반 다층 유전체 박막 센서의 특성 분석)

  • Kim, Hong-Seung;Lee, Tae-Kyeong;Kim, Doo-Gun;Jung, You-Ra;Oh, Geum-Yoon;Lee, Byeong-Hyeon;Ki, Hyun-Chul;Choi, Young-Wan
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.25 no.7
    • /
    • pp.516-520
    • /
    • 2012
  • In this paper, we have theoretically analyzed and designed a dielectric multi-layer sensor with a SPR (surface plasmon resonance) using analytical calculation and FDTD (finite difference time-domain) methods. The proposed structure is composed of periodic layer and thin metal film. It has many advantages. One of that is a high sensitivity of the SPR. Another is a high Q-factor of the characteristics in the PhC (photonic crystals) micro-cavity structure. The incident light has double resonance characteristics, because the filtered light by PhC structure, dielectric multi-layer, is met the thin metal film for SPR effect. We have also observed the change of resonance characteristics according to the variation of effective index on the metal film.