• Title/Summary/Keyword: Throughput Evaluation

Search Result 386, Processing Time 0.026 seconds

Concurrency Control and Recovery Methods for Multi-Dimensional Index Structures (다차원 색인구조를 위한 동시성제어 기법 및 회복기법)

  • Song, Seok-Il;Yoo, Jae-Soo
    • The KIPS Transactions:PartD
    • /
    • v.10D no.2
    • /
    • pp.195-210
    • /
    • 2003
  • In this paper, we propose an enhanced concurrency control algorithm that maximizes the concurrency of multi-dimensional index structures. The factors that deteriorate the concurrency of index structures are node splits and minimum bounding region (MBR) updates in multi-dimensional index structures. The proposed concurrency control algorithm introduces PLC(Partial Lock Coupling) technique to avoid lock coupling during MBR updates. Also, a new MBR update method that allows searchers to access nodes where MBR updates are being performed is proposed. To reduce the performance degradation by node splits the proposed algorithm holds exclusive latches not during whole split time but only during physical node split time that occupies the small part of a whole split process. For performance evaluation, we implement the proposed concurrency control algorithm and one of the existing link technique-based algorithms on MIDAS-3 that is a storage system of a BADA-4 DBMS. We show through various experiments that our proposed algorithm outperforms the existing algorithm in terms of throughput and response time. Also, we propose a recovery protocol for our proposed concurrency control algorithm. The recovery protocol is designed to assure high concurrency and fast recovery.

Performance Evaluation of Deferrd Locking for Maintaining Transactional Cache Consistency (트랜잭션 캐쉬 일관성을 유지하기 위한 지연 로킹 기법의 성능 평가)

  • Kwon, Hyeok-Min
    • The Transactions of the Korea Information Processing Society
    • /
    • v.7 no.8
    • /
    • pp.2310-2326
    • /
    • 2000
  • Client-server DBMS based on a data-shipping model can exploit e1ient resources effectively by allowing inter-transaction caching. However, inter-transaction caching raises the need of transactional cache consistency maintenancetTCCM protocol. since each client is able to cache a portion of the database dynamically. Deferred locking(DL) is a new detection-based TCCM scheme designed on the basis of a primary copy locking algorithm. In DL, a number of lock ,ujuests and a data shipping request are combined into a single message packet to minimize the communication overhead required for consistency checking. Lsing a simulation model. the performance of the prolxlsed scheme is compared with those of two representative detection based schemes, the adaptive optimistic concurrency control and the caching two-phase locking. The performance results indicate that DL improves the overall system throughput with a reasonable transaction abort ratio over other detection - based schemes.

  • PDF

Resource Allocation and IP Networking for Next Generation Military Satellite Communications System (차기 군 위성통신 체계를 위한 자원 할당 및 IP 네트워킹)

  • Noh, Hong-Jun;Go, Kwang-Chun;Lee, Kyu-Hwan;Kim, Jae-Hyun;Lim, Jae-Sung;Song, Ye-Jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.38C no.11
    • /
    • pp.939-954
    • /
    • 2013
  • Korean military is developing the next generation military satellite communications system in order to achieve the requirements of future military satellite communication such as high speed, high capacity, survivability, all IP networking, and on-the-move. In this paper, we survey and analyze the research interests about optimal resource allocation and IP networking such as MF-TDMA, random access, satellite IP routing, and PEP. Conventional researches have focused on the increase in channel throughput and efficiency. In addition to these measurements, we consider heterogeneous satellite terminals, full mesh topology, distributed network, anti-jamming, and the like which are the special characteristics of the next generation military satellite communications system. Based on this, we present key research issues and evaluation on the issues by simulation.

Performance Evaluation of Turbo Codes by Soft Detection Metrics of STBC over an IEEE 802.16e Link (IEEE 802.16e 링크에서 시공간 블록 부호의 연판정 검출에 따른 터보 부호의 성능평가)

  • Kim, Young-Min;Kim, Soo-Young;Lim, Kwang-Jae
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.47 no.2
    • /
    • pp.1-8
    • /
    • 2010
  • Multi antenna techniques using space-time codes can achieve diversity gains in a multi-path environment without additional bandwidth requirement. Most of the 4G candidate standards including the IEEE 802.16e adopt multi-input multi-output (MIMO) schemes to achieve either high throughput performance or diversity gains. In these 4G candidate standards, turbo codes using an iterative decoder with soft input soft output are used to overcome serious channel fading. For this reason, the estimated signal values from MIMO detectors should be soft decision detection values. In this paper, we propose efficient methods to estimate soft decision detection values for various space time coding schemes, and provide the simulation results of turbo coded space time coding scheme over an IEEE 802.16e link.

A Design of LDPC Decoder for IEEE 802.11n Wireless LAN (IEEE 802.11n 무선 랜 표준용 LDPC 복호기 설계)

  • Jung, Sang-Hyeok;Shin, Kyung-Wook
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.5
    • /
    • pp.31-40
    • /
    • 2010
  • This paper describes a LDPC decoder for IEEE 802.11n wireless LAN standard. The designed processor supports parity check matrix for block length of 1,944 and code rate of 1/2 in IEEE 802.11n standard. To reduce hardware complexity, the min-sum algorithm and layered decoding architecture are adopted. A novel memory reduction technique suitable for min-sum algorithm was devised, and our design reduces memory size to 25% of conventional method. The LDPC decoder processor synthesized with a $0.35-{\mu}m$ CMOS cell library has 200,400 gates and memory of 19,400 bits, and the estimated throughput is about 135 Mbps at 80 MHz@2.5v. The designed processor is verified by FPGA implementation and BER evaluation to validate the usefulness as a LDPC decoder.

Implementation of Verification and Evaluation Testbed of WiMax2 PKMv2 Encryption Layer (WiMax2 PKMv2 암호화 계층의 검증 및 성능 평가 테스트베드의 구축)

  • Kim, Jang-Hyun;Suh, Hyo-Joong
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.13 no.2
    • /
    • pp.77-82
    • /
    • 2013
  • PKMv2 security protocol was adopted by the WiMax2 mobile internet communication standard. A base station and a mobile station protect communication data using key based encryption according to the PKMv2 protocol. Consequently, each development of a base station and/or mobile station includes implement of the PKMv2 protocol, and the station must qualifies various interoperable tests. Furthermore, communication bandwidth of the station can be limited by the encryption module when the station implemented based on a low-performance processor. Thus, a correspondence measurement of the encryption module must be carried on the target processor. In this paper, we implement a testbed which affords throughput measurement as well as the interoperable tests by PKMv2.

A Heuristic Search Based Optimal Transcoding Path Generation Algorithm for the Play of Multimedia Data (멀티미디어 자료 재생을 위한 경험적 탐색 기반 최적 트랜스코딩 경로 생성 알고리즘)

  • 전성미;이보영;허기중
    • Journal of the Korea Society of Computer and Information
    • /
    • v.8 no.4
    • /
    • pp.47-56
    • /
    • 2003
  • According to rapidly developed mobile terminals and network in the play environment for multimedia presentation, different end-to-end QoS situations appear. Then the generation of transcoding path algorithm was reviewed to transcode a source'data satisfying the needed QoS from a destination and play it considering given transcoders and network. This method used only workload as a parameter although two parameters, workload and throughput, were needed to process multimedia stream in a transcoder, Therefore generated transcoding path with this method had additional calculation to check playability whether it was safisfed the QoS of a destination or not. To solve the problem this paper suggests T algorithm with evaluation function using isochronous property that is needed for multimedia stream to arrive a destination. That means, most playable path is selected with heuristic search based isochronous property between many transcoding paths. Using the suggested algorithm, a transcoding path can be generated faster to play the multimedia data with different end-to-end QoS in real-time transmission.

  • PDF

Robust Acknowledgement Transmission for Long Range Internet of Things (장거리 사물 인터넷 기기를 위한 간섭에 강인한 ACK 기술)

  • Lee, Il-Gu
    • Journal of the Korea Convergence Society
    • /
    • v.9 no.9
    • /
    • pp.47-52
    • /
    • 2018
  • Wi-Fi enabled Internet of Things (IoTs) had a substantial impact on society, economy and industry. However wireless connectivity technologies in unlicensed band such as Wi-Fi are vulnerable to interferences. They also face difficulty providing wireless connectivity over long range in dense networks due to the dynamically changed interference effect and asymmetric interference conditions. In this paper, robust acknowledgement transmission scheme is proposed for long range IoTs. According to the proposed scheme, it is possible to control the transmission rate of the transmission success rate of the response frame by adjusting the transmission rate of the response frame when the interference is present asymmetrically. It is also possible to use higher data rate when high quality link is guaranteed. The evaluation results demonstrated the proposed scheme improves the aggregate throughput by at most 9 Mbps when 20 MHz bandwidth transmission mode was adopted.

Proposal and Evaluation of Ultra High Speed Wireless Cell Backbone Networks (도시형 초고속 무선통신 셀백본망의 제안 및 평가)

  • Shin, Cheon-Woo;Park, Sung-Hyun
    • Proceedings of the Korea Electromagnetic Engineering Society Conference
    • /
    • 2003.11a
    • /
    • pp.243-248
    • /
    • 2003
  • This paper is contents on that construct ultra high speed wireless communication cell backbone net of city using of wireless communication transceiver for millimeter wave band. A new type of 60GHz wave band wireless transceiver using NRD waveguide. This 60GHz transceiver has excellent signal's absorption characteristics of oxygen molecule than the other millimeter wave bands. We constructed service networks to cell interval within about 500m to 3Km laying stress on wireless backbone node using 60GHz transceivers, and did it so that city type wireless communication cell backbone networks of 155.52Mbps ATM(OC-3) may be possible. The possible use of wireless backbone networks technology in a rainy day and a clear day was evaluated at 1Km data link distance. We can measured bit error rate(BER). BER is $10^{-11}$ at 155.52Mbps ATM(OC-3) in a clear day and $10^{-6}$ in a heavy rain more than 35mm per time. Also, we constructed wireless cell backbone networks distance to use several 60GHz transceivers and investigated data transmission rate between main center and local center of long distance. In proposed wireless cell backbone networks, the data throughput was approximately 80Mbit/sec. Therefore, if use transceiver, it is possible that city type ultra high speed wireless communication cell backbone networks construction of 100Mbps, 155.52Mbps, 622Mbps, 1Gbps and 1.2Gbps degrees.

  • PDF

A Hardware Implementation of EGML-based Moving Object Detection Algorithm (EGML 기반 이동 객체 검출 알고리듬의 하드웨어 구현)

  • Kim, Gyeong-hun;An, Hyo-sik;Shin, Kyung-wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.19 no.10
    • /
    • pp.2380-2388
    • /
    • 2015
  • A hardware implementation of MOD(moving object detection) algorithm using EGML(effective Gaussian mixture learning)- based background subtraction to detect moving objects in video is described. Some approximations of EGML calculations are applied to reduce hardware complexity, and pipelining technique is adopted to improve operating speed. The MOD processor designed in Verilog-HDL has been verified by FPGA-in-the-loop verification using MATLAB/Simulink. The MOD processor has 2,218 slices on the Virtex5-XC5VSX95T FPGA device and its throughput is 102 MSamples/s at 102 MHz clock frequency. Evaluation results of the MOD processor for 12 images in the IEEE CDW-2012 dataset show that the average recall value is 0.7631, the average precision value is 0.7778 and the average F-measure value is 0.7535.