• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.08a
• /
• pp.266-266
• /
• 2010

Ion beam sputtering(IBS)을 이용한 pattern 형성은 대상 물질의 제한이 적고 물리적 변수의 조절에 의해 쉽게 nano 구조의 형태와 크기를 조절할 수 있다는 점에서 관심을 받아오고 있다. 하지만 IBS를 이용한 pattern 형성이 어려운 물질들도 있어 다양한 기판에서의 nano pattern 형성에 관련된 많은 연구가 보고되고 있다. 본 연구발표에서는 유용한 반도체인 Si 표면에서의 IBS를 이용한 nano 구조 형성이 가능함과 그 과정에 대해 말하고자 한다. Ru을 100nm 두께로 증착시킨 Si(100)을 sputter 했을 때, Ru 표면에 잘 order된 nano pattern이 형성되었다. Sputter 시간이 증가하면서 pattern은 유지된 채 Ru이 깎여 나가다가 pattern의 가장 낮은 부분부터 Si기판이 드러나게 된다. 이 때 노출된 Si은 sputtering에 의해 깎여나가고 아직 Ru이 덮여있는 부분의 Si은 그대로 유지되어, Ru이 모두 sputter 되면서 보여지는 Si의 pattern은 Ru의 그것과 동일한 형태를 띄게 된다. 그 결과, Ru의 pattern이 Si으로 transfer되었음을 AFM과 SAM을 통해 확인할 수 있었다. 또한 IBS를 이용해 pattern 형성이 힘든 metallic glass에도 같은 방식으로 Ru을 쌓아 sputter 해봄으로써 pattern transfer를 확인해 볼 계획이다. 이러한 pattern transfer는 sputtering을 통한 pattern 형성이 어려웠던 다른 물질들에 그 가능성이 있음을 보여주고 있어 sputtering의 응용 폭이 넓어질 것을 기대한다.

• Korean Journal of Materials Research
• /
• v.17 no.5
• /
• pp.273-277
• /
• 2007

Vertically aligned Zinc Oxide rod arrays were grown by the self-assembly hydrothermal process on the GaN epitaxial layer which has a same lattice structure with ZnO. Zinc nitrate and DETA solutions are used in the hydrothermal process. The $(HfO_2)$ thin film was deposited on GaN and the patterning was made by the photolithography technique. The selective growth of ZnO rod was achieved with the patterned GaN substrate. The fabricated ZnO rods are single crystal, and have grown along hexagonal c-axis direction of (002) which is the same growth orientation of GaN epitaxial layer. The density and the size of ZnO rod can be controlled by the pattern. The optical property of ordered array of vertical ZnO rods will be discussed in the present work.

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2009.05a
• /
• pp.22.2-22.2
• /
• 2009

Currently, metal silicides become increasingly more essential part as a contact material in complimentary metal-oxide-semiconductor (CMOS). Among various silicides, NiSi has several advantages such as low resistivity against narrow line width and low Si consumption. Generally, metal silicides are formed through physical vapor deposition (PVD) of metal film, followed by annealing. Nanoscale devices require formation of contact in the inside of deep contact holes, especially for memory device. However, PVD may suffer from poor conformality in deep contact holes. Therefore, Atomic layer deposition (ALD) can be a promising method since it can produce thin films with excellent conformality and atomic scale thickness controllability through the self-saturated surface reaction. In this study, Ni thin films were deposited by thermal ALD using bis(dimethylamino-2-methyl-2-butoxo)nickel [Ni(dmamb)2] as a precursor and NH3 gas as a reactant. The Ni ALD produced pure metallic Ni films with low resistivity of 25 $\mu{\Omega}cm$. In addition, it showed the excellent conformality in nanoscale contact holes as well as on Si nanowires. Meanwhile, the Ni ALD was applied to area-selective ALD using octadecyltrichlorosilane (OTS) self-assembled monolayer as a blocking layer. Due to the differences of the nucleation on OTS modified surfaces toward ALD reaction, ALD Ni films were selectively deposited on un-coated OTS region, producing 3 ${\mu}m$-width Ni line patterns without expensive patterning process.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2014.02a
• /
• pp.344-344
• /
• 2014

Transparent amorphous oxide semiconductors such as a In-Ga-Zn-O (a-IGZO) have advantages for large area electronic devices; e.g., uniform deposition at a large area, optical transparency, a smooth surface, and large electron mobility >10 cm2/Vs, which is more than an order of magnitude larger than that of hydrogen amorphous silicon (a-Si;H).1) Thin film transistors (TFTs) that employ amorphous oxide semiconductors such as ZnO, In-Ga-Zn-O, or Hf-In-Zn-O (HIZO) are currently subject of intensive study owing to their high potential for application in flat panel displays. The device fabrication process involves a series of thin film deposition and photolithographic patterning steps. In order to minimize contamination, the substrates usually undergo a cleaning procedure using deionized water, before and after the growth of thin films by sputtering methods. The devices structure were fabricated top-contact gate TFTs using the a-IGZO films on the plastic substrates. The channel width and length were 80 and 20 um, respectively. The source and drain electrode regions were defined by photolithography and wet etching process. The electrodes consisting of Ti(15 nm)/Al(120 nm)/Ti(15nm) trilayers were deposited by direct current sputtering. The 30 nm thickness active IGZO layer deposited by rf magnetron sputtering at room temperature. The deposition condition is as follows: a rf power 200 W, a pressure of 5 mtorr, 10% of oxygen [O2/(O2+Ar)=0.1], and room temperature. A 9-nm-thick Al2O3 layer was formed as a first, third gate insulator by ALD deposition. A 290-nm-thick SS6908 organic dielectrics formed as second gate insulator by spin-coating. The schematic structure of the IGZO TFT is top gate contact geometry device structure for typical TFTs fabricated in this study. Drain current (IDS) versus drain-source voltage (VDS) output characteristics curve of a IGZO TFTs fabricated using the 3-layer gate insulator on a plastic substrate and log(IDS)-gate voltage (VG) characteristics for typical IGZO TFTs. The TFTs device has a channel width (W) of $80{\mu}m$ and a channel length (L) of $20{\mu}m$. The IDS-VDS curves showed well-defined transistor characteristics with saturation effects at VG>-10 V and VDS>-20 V for the inkjet printing IGZO device. The carrier charge mobility was determined to be 15.18 cm^2 V-1s-1 with FET threshold voltage of -3 V and on/off current ratio 10^9.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.13 no.7
• /
• pp.1393-1398
• /
• 2009

Conventionally, etching is first considered for microelectronics fabrication process and is specially important in process of a-Si:H thin film transistor for LCD. In this paper, we stabilize properties of device by development of wet and dry etching process. The a-Si:H TFTs of this paper is inverted staggered type. The gate electrode is lower part. The gate electrode is formed by patterning with length of 8 ${\mu}$m${\sim}$16 ${\mu}$m and width of 80${\sim}$200 ${\mu}$m after depositing with gate electrode (Cr) 1500 ${\AA}$under coming 7059 glass substrate. We have fabricated a-SiN:H, conductor, etch-stopper and photo resistor on gate electrode in sequence, respectively. The thickness of these thin films is formed with a-SiN:H (2000 ${\mu}$m), a-Si:H(2000 ${\mu}$m) and n+a-Si:H (500 ${\mu}$m), We have deposited n-a-Si:H, NPR(Negative Photo Resister) layer after forming pattern of Cr gate electrode by etch-stopper pattern. The NPR layer by inverting pattern of upper gate electrode is patterned and the n+a-Si:H layer is etched by the NPR pattern. The NPR layer is removed. After Cr layer is deposited and patterned, the source-drain electrode is formed. In the fabricated TFT, the most frequent problems are over and under etching in etching process. We were able to improve properties of device by strict criterion on wet, dry etching and cleaning process.

• Laser Solutions
• /
• v.7 no.3
• /
• pp.37-46
• /
• 2004

The shape and size variations of the nanopatterns produced on a polymer film using a near-field scanning optical microscope(NSOM) are investigated with respect to the process variables. A cantilever type nanoprobe having a 100nm aperture at the apex of the pyramidal tip is used with the NSOM and a He-Cd laser at a wavelength of 442nm as the illumination source. Patterning characteristics are examined for different laser beam power at the entrance side of the aperture($P_{in}$), scan speed of the piezo stage(V), repeated scanning over the same pattern, and operation modes of the NSOM(DC and AC modes). The pattern size remained almost the same for equal linear energy density. Pattern size decreased for lower laser beam power and greater scan speed, leading to a minimum pattern width of around 50nm at $P_{in}=1.2{\mu}W\;and\;V=12{\mu}m/s$. Direct writing of an arbitrary pattern with a line width of about 150nm was demonstrated to verify the feasibility of this technique for nanomask fabrication. Application on high-density data storage is discussed.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2005.10a
• /
• pp.506-508
• /
• 2005

In general, organic TFTs are comprised of four components: gate electrode, gate dielectric, organic active semiconductor layer, and source and drain contacts. The TFT current, in turn, is typically determined by channel length and width, carrier field effect mobility, gate dielectric thickness and permittivity, contact resistance, and biasing conditions. More recently, a number of techniques and processes have been introduced to the fabrication of OTFT circuits and displays that aim specifically at reduced fabrication cost. These include microcontact printing for the patterning of metals and dielectrics, the use of photochemically patterned insulating and conducting films, and inkjet printing for the selective deposition of contacts and interconnect pattern. In the fabrication of organic TFTs, microcontact printing has been used to pattern gate electrodes, gate dielectrics, and source and drain contacts with sufficient yield to allow the fabrication of transistors. We were fabricated a pentacene OTFTs on flexible PEN film. Au/Cr was used for the gate electrode, parylene-c was deposited as the gate dielectric, and Au/Cr was chosen for the source and drain contacts; were all deposited by ion-beam sputtering and patterned by microcontact printing and lift-off process. Prior to the deposition of the organic active layer, the gate dielectric surface was treated with octadecyltrichlorosilane(OTS) from the vapor phase. To complete the device, pentacene was deposited by thermal evaporation and patterned using a parylene-c layer. The device was shown that the carrier field effect mobility, the threshold voltage, the subthreshold slope, and the on/off current ratio were improved.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.52 no.7
• /
• pp.33-39
• /
• 2015

In this work, SU-8 passivated IZO thin-film transistors(TFTs) made by solution-processes was investigated for enhancing stability of indium zinc oxide(IZO) TFT. A very viscous negative photoresist SU-8, which has high mechanical and chemical stability, was deposited by spin coating and patterned on top of TFT by photo lithography. To investigate the enhanced electrical performances by using SU-8 passivation layer, the TFT devices were analyzed by X-ray phtoelectron spectroscopy(XPS) and Fourier transform infrared spectroscopy(FTIR). The TFTs with SU-8 passivation layer show good electrical characterestics, such as ${\mu}_{FE}=6.43cm^2/V{\cdot}s$, $V_{th}=7.1V$, $I_{on/off}=10^6$, SS=0.88V/dec, and especially 3.6V of ${\Delta}V_{th}$ under positive bias stress (PBS) for 3600s. On the other hand, without SU-8 passivation, ${\Delta}V_{th}$ was 7.7V. XPS and FTIR analyses results showed that SU-8 passivation layer prevents the oxygen desorption/adsorption processes significantly, and this feature makes the effectiveness of SU-8 passivation layer for PBS.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2016.02a
• /
• pp.311-311
• /
• 2016

최근 고성능 디스플레이 개발이 요구되면서 기존 비정질 실리콘(a-Si)을 대체할 산화물 반도체에 대한 연구 관심이 급증하고 있다. 여러 종류의 산화물 반도체 중 a-IGZO (amorphous indium-gallium-zinc oxide)가 높은 전계효과 이동도, 저온 공정, 넓은 밴드갭으로 인한 투명성 등의 장점을 가지며 가장 연구가 활발하게 보고되고 있다. 기존에는 SG(단일 게이트) TFT가 주로 제작 되었지만 본 연구에서는 DG(이중 게이트) 구조를 적용하여 고성능의 a-IGZO 기반 박막 트랜지스터(TFT)를 구현하였다. SG mode에서는 하나의 게이트가 채널 전체 영역을 제어하지만, double gate mode에서는 상, 하부 두 개의 게이트가 동시에 채널 영역을 제어하기 때문에 채널층의 형성이 빠르게 이루어지고, 이는 TFT 스위칭 속도를 향상시킨다. 또한, 상호 모듈레이션 효과로 인해 S.S(subthreshold swing)값이 낮아질 뿐만 아니라, 상(TG), 하부 게이트(BG) 절연막의 계면 산란 현상이 줄어들기 때문에 이동도가 향상되고 누설전류 감소 및 안정성이 향상되는 효과를 얻을 수 있다. Dual gate mode로 동작을 시키면, TG(BG)에는 일정한 positive(or negative)전압을 인가하면서 BG(TG)에 전압을 가해주게 된다. 이 때, 소자의 채널층은 depletion(or enhancement) mode로 동작하여 다른 전기적인 특성에는 영향을 미치지 않으면서 문턱 전압을 쉽게 조절 할 수 있는 장점도 있다. 제작된 소자는 p-type bulk silicon 위에 thermal SiO2 산화막이 100 nm 형성된 기판을 사용하였다. 표준 RCA 클리닝을 진행한 후 BG 형성을 위해 150 nm 두께의 ITO를 증착하고, BG 절연막으로 두께의 SiO2를 300 nm 증착하였다. 이 후, 채널층 형성을 위하여 50 nm 두께의 a-IGZO를 증착하였고, 소스/드레인(S/D) 전극은 BG와 동일한 조건으로 ITO 100 nm를 증착하였다. TG 절연막은 BG 절연막과 동일한 조건에서 SiO2를 50 nm 증착하였다. TG는 S/D 증착 조건과 동일한 조건에서, 150 nm 두께로 증착 하였다. 전극 물질과, 절연막 물질은 모두 RF magnetron sputter를 이용하여 증착되었고, 또한 모든 patterning 과정은 표준 photolithography, wet etching, lift-off 공정을 통하여 이루어졌다. 후속 열처리 공정으로 퍼니스에서 질소 가스 분위기, $300^{\circ}C$ 온도에서 30 분 동안 진행하였다. 결과적으로 $9.06cm2/V{\cdot}s$, 255.7 mV/dec, $1.8{\times}106$의 전계효과 이동도, S.S, on-off ratio값을 갖는 SG와 비교하여 double gate mode에서는 $51.3cm2/V{\cdot}s$, 110.7 mV/dec, $3.2{\times}108$의 값을 나타내며 훌륭한 전기적 특성을 보였고, dual gate mode에서는 약 5.22의 coupling ratio를 나타내었다. 따라서 산화물 반도체 a-IGZO TFT의 이중게이트 구조는 우수한 전기적 특성을 나타내며 차세대 디스플레이 시장에서 훌륭한 역할을 할 것으로 기대된다.

• 한국신재생에너지학회:학술대회논문집
• /
• 2011.05a
• /
• pp.104.1-104.1
• /
• 2011

가볍고, 유연성(flexibility)을 갖는 박막(thin film)형 플랙서블 태양전지(flexible solar cell)는 상황에 따른 형태의 변형이 가능하여, 휴대가 간편하고, 기존 혹은 신규 구조물의 지붕(rooftop)등에 설치가 용이하여, 차세대 성장 동력 분야에서 각광받고 있다. 그러나 아직까지 플랙서블 태양전지는 제작시 열에 의한 기판의 변형, 기판 이송시 너울 현상, 대면적 패터닝(patterning) 기술 등 많은 어려움 등으로 웨이퍼나 글라스 기판에 제조된 태양전지 대비 낮은 광전환 효율을 갖는다. 따라서 본 연구에서는 플랙서플 태양전지 성능개선을 위해 3.5세대급 ($450{\times}450cm^2$) 스퍼터(sputter), 금속유기 화학기상장치 (MOCVD), 플라즈마 화학기상장치 (PECVD), 레이저 가공장치 (Laser scriber)를 이용하여 a-Si:H/a-SiGe:H 이중접합(tandem)을 갖는 태양전지를 제작하였고, 광 변환효율 특성을 평가하였다. 전도도(conductivity), 라만(Raman)분광 및 UV/Visible 분광 분석을 통하여 박막의 전기적, 구조적, 광학적 물성을 평가하여 단위박막의 물성을 최적화 했다. 또한 제작된 태양전지는 쏠라 시뮬레이터 (Solar Simulator)를 이용하여 성능 평가를 수행하였고, 상/하부층의 전류 정합 (current matching)을 위해 외부양자효율 (external quantum efficiency) 분석을 수행하였다. 제작된 이중접합 접이식 태양전지로 소면적($0.25cm^2$)에서 8.7%, 대면적($360cm^2$ 이상) 8.0% 이상의 효율을 확보하였으며, 성능 개선을 위해 대면적 패턴 기술 향상 및 공정 기술 개선을 수행 중이다.