• Title/Summary/Keyword: TWO PHASE LOCKING

Search Result 72, Processing Time 0.025 seconds

Design of a Frequency Locked Loop Circuit

  • Choi, Jin-Ho
    • Journal of information and communication convergence engineering
    • /
    • v.6 no.3
    • /
    • pp.275-278
    • /
    • 2008
  • In this paper, I propose the full CMOS FLL(frequency locked loop) circuit. The proposed FLL circuit has a simple structure which contains a FVC(frequency-to-voltage converter), an operational amplifier and a VCO(voltage controlled oscillator). The operation of FLL circuit is based on frequency comparison by the two FVC circuit blocks. The locking time of FLL is short compared to PLL(phase locked loop) circuit because the output signal of FLL is synchronized only in frequency. The circuit is designed by 0.35${\mu}m$ process and simulation carried out with HSPICE. Simulation results are shown to illustrate the performance of the proposed FLL circuit.

Simulation of Multiversion Real-time Transactions in Database Systems for Factory Automation (공장 자동화를 위한 데이터베이스 시스템에서의 다중 버전 실시간 트랜잭션의 시뮬레이션)

  • 유인관
    • Journal of the Korea Society for Simulation
    • /
    • v.3 no.1
    • /
    • pp.125-134
    • /
    • 1994
  • In real-time database systems, transactions's commitment done before the given deadlines is more important than just getting the maximum throughput. Transactions missing the given deadlines are no longer meaningful in real-time applications. Therefore, there is a need for new transaction processing models to meet the given deadlines in real-time database applications, because moat conventional transaction models are not designed to meet deadlines. In this paper we propose a new transaction models which uses multiple versions of a data item. The model uses read-from graphs and dynamic reorder of transactions to meet deadlines. A read-from graph contains the past read semantics of read operations and support the model to decide which database operation to be taken. Then, we show simulation results comparing the proposed model with other transaction models such as two phase locking model and the optimistic concurrency control model.

  • PDF

An Implementation of Two-phase Locking Protocol on Distributed Cloud Systems using ZooKeeper (ZooKeeper를 이용한 분산 클라우드 시스템에서 2단계 잠금 규약 구현)

  • Kim, Soo-Hyung;Sung, Min-Kyong;Chung, Yon-Dohn
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2012.06c
    • /
    • pp.7-9
    • /
    • 2012
  • 2단계 잠금 규약은 데이터베이스에서 트랜잭션의 직렬성을 보장하는 방법이다. 분산 클라우드 시스템에는 분산된 노드들에 의한 합의 문제가 필연적으로 존재하여, 이는 분산 시스템에서 2단계 잠금을 비롯한 데이터베이스 이론의 적용을 어렵게 한다. 본 논문에서는 ZooKeeper를 이용하여 분산 클라우드 시스템에서 활용 가능한 2단계 잠금의 구현을 보이고, 이것이 트랜잭션의 직렬성을 보장함을 확인한다. 또한 분산시스템의 잠금 과정에서 발생할 수 있는 교착 상태 해결의 구현을 보인다.

Concurrency Control Protocol for Main Memory Database Systems (주기억 데이터베이스 시스템을 위한 병행수행 제어 프로토콜)

  • Sim, Jong-Ik;Bae, Hae-Yeong
    • The Transactions of the Korea Information Processing Society
    • /
    • v.3 no.7
    • /
    • pp.1687-1696
    • /
    • 1996
  • Most of the main memory database systems use two-phase locking(2PL)for concurrency control. The 2PL method is preferred over other methods for concurrency control because of its simplicity and common usage. However, conventional concurrency control solution will function poorly when the data are memory resident. In this paper, we propose a new optimistic concurrency control protocol for a main memory database system. In our proposed protocol, transaction conflict information is used in validation phase to improve data conflict resolution decisions. Our experiments show that the proposed protocol performs better than 2PL in terms of throughput for main memory database system enshrinements.

  • PDF

Transient and synchronization behaviors of a standing-wave TA (Thermoacoustic) laser pair

  • Hyun, Jun Ho;Oh, Seung Jin;Shin, Sang Woong;Chen, Kuan;Chun, Wongee
    • Journal of the Korean Solar Energy Society
    • /
    • v.34 no.1
    • /
    • pp.48-57
    • /
    • 2014
  • The transient and synchronization behaviors of a TA (thermo acoustic) laser pair were investigated experimentally for various crossing angles and different separation distances between the laser openings. Sound waves generated by the lasers were measured and analyzed at or near the focusing point by means of microphones, SPL meters, and a commercial software called Signal-Express. The two TA lasers were acoustically coupled through the air mass between their openings, and the only mode-locking operation that could be achieved was the one that was nearly $180^{\circ}C$ out of phase. The time to achieve synchronization was found to be dependent upon the initial mistuning of the frequencies and the crossing angle between the laser axes. The synchronization process could also be accelerated by turning on the laser with the lower power input first.

Design of a 2.5 Gbps CMOS optical transmitter with 10:1 serializer using clock generation method (Reference clock 생성기를 이용한 10:1 데이터 변환 2.5 Gbps 광 송신기 설계)

  • Kang, Hyung-Won;Kim, Kyung-Min;Choi, Young-Wan
    • 한국정보통신설비학회:학술대회논문집
    • /
    • 2005.08a
    • /
    • pp.159-165
    • /
    • 2005
  • The proposed optical transmitter is composed of FF(flip flop) , PLL (phase locked loop), reference clock generator, serializer and LD driver 10x250 Mb/s data arrays are translated to the 2.5 Gb/s data signal by serializer. In this case, 1 data bus is allocated usually as a reference clock for synchronization. In this proposed optical transmitter, 125 MHz reference clock is generated from 10x250 Mb/s data arrays by reference clock generator. From this method. absent of reference clock bus is available and more data transmission become possible. To achieve high speed operation, the serializer circuit is designed as two stacks. For 10:1 serialization, 10 clocks that have 1/10 lambda differences is essential, so the VCO (voltage controlled oscillator) composed of 10 delay buffers is designed. PLL is for runing at 250 MHz, and dual PFD(phase frequency detector) is adopted for fast locking time. The optical transmitter is designed by using 0.35 um CMOS technology.

  • PDF

A 5-GHz Oscillator Using Frequency-Locked Loop with a Single Resonator (단일-공진기로 구성된 주파수-잠금 회로를 이용한 5-GHz 발진기)

  • Lee, Chang-Dae;Lee, Dong-Hyun;Lee, Chang-Hwan;Yeom, Kyung-Whan
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.29 no.11
    • /
    • pp.842-850
    • /
    • 2018
  • In this paper, the design and fabrication of a frequency-locked-loop(FLL) 5-GHz oscillator with a single resonator is presented. The proposed oscillator is the simplified version of the previous FLL oscillator with two separate resonators in the VCO and frequency detector. The resonator is commonly used in the VCO and frequency detector of the proposed oscillator configuration. The 5-GHz oscillator is implemented on the hetero-multilayer substrate composed of a Rogers' RO4350B laminate, which has excellent high-frequency performance, and the commercial FR4 three-layer substrate. The frequency locking occurs at approximately 5 GHz and has an output power of 3.8 dBm. The phase noise has a free-run VCO phase noise at frequencies above 1 kHz, and an FLL background noise at frequencies below 1 kHz. For this loop-filter, the phase noise showed an improvement of approximately 12 dB at the offset-frequency of 100 Hz.

Efficient Hardware Support: The Lock Mechanism without Retry (하드웨어 지원의 재시도 없는 잠금기법)

  • Kim Mee-Kyung;Hong Chul-Eui
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.9
    • /
    • pp.1582-1589
    • /
    • 2006
  • A lock mechanism is essential for synchronization on the multiprocessor systems. The conventional queuing lock has two bus traffics that are the initial and retry of the lock-read. %is paper proposes the new locking protocol, called WPV (Waiting Processor Variable) lock mechanism, which has only one lock-read bus traffic command. The WPV mechanism accesses the shared data in the initial lock-read phase that is held in the pipelined protocol until the shared data is transferred. The nv mechanism also uses the cache state lock mechanism to reduce the locking overhead and guarantees the FIFO lock operations in the multiple lock contentions. In this paper, we also derive the analytical model of WPV lock mechanism as well as conventional memory and cache queuing lock mechanisms. The simulation results on the WPV lock mechanism show that about 50% of access time is reduced comparing with the conventional queuing lock mechanism.

An Efficient Real-Time Concrrency Control Algorithm using the Feasibility Test (실행가능성검사를 이용한 효율적인 실시간 동시성제어알고리즘)

  • Lee, Seok-Jae;Sin, Jae-Ryong;Song, Seok-Il;Yu, Jae-Su;Jo, Gi-Hyeong;Lee, Byeong-Yeop
    • Journal of KIISE:Databases
    • /
    • v.29 no.4
    • /
    • pp.297-310
    • /
    • 2002
  • The 2PL-HP(Two Phase Locking with High Priority) method has been used to guarantee preceding process of a high priority transaction(HPT) in real-time database systems. The method resolves a conflict through aborting or blocking of a low priority transaction(LPT). However, if HPT is eliminated in a system because of its deadline missing, an unnecessary aborting or blocking of LPT is occurred. Recently, to resolve the problem, a concurrency control algorithm using alternative version was proposed. However, the algorithm must always create the alternative version and needs an addtional technique to manage complex alternative versions. In this paper, we propose an efficient concurrency control algorithm that prevents needless wastes of resources and eliminates unnecessary aborting or blocking of LTP. And it is shown through the performance evaluation that the proposed concurrency control algorithm outperforms the existing concurrency control algorithm using alternative version.

A Study on A Dimensional Active Phased Array Antenna (2차원 Quasi-optical 능동배열 안테나에 관한 연구)

  • 김준모;윤형국;윤영중
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.11 no.4
    • /
    • pp.514-522
    • /
    • 2000
  • In this thesis, a two-dimensional active phased array antenna without phase shifter is studied for two-dimensional beam scanning. A designed two-dimensional oscillator-type active array antenna, radiation elements and the oscillator circuits were combined with via-hole and coupled by slot on the opposite ground plane. The operating characteristics are analyzed and experimentally demonstrated , The two-dimensional $4\times4$ elements were designed for the proper coupling strengths and coupling phases by adjusting the width, length and offset position of slot-lines. The fabricated active phased array antenna shows the beam shift characteristics capable of scanning from $-17^{\circ}$ to $18^{\circ}$ with respect to broadside in one dimension, from $-5^{\circ}$ to $10^{\circ}$ in two dimension. The experimental results show that it is possible to use the oscillator-type active phased array antenna as a two-dimensional planar array antenna.

  • PDF