• Title/Summary/Keyword: TEOS

Search Result 410, Processing Time 0.029 seconds

Formation of Antibacterial Film dried at Room Temperature using nano-sized TiO2 Particle (TiO2 나노 입자를 이용한 상온건조용 항균 코팅)

  • Choi, Young Jin;Kim, Donggyu;Kim, Insoo
    • Korean Journal of Metals and Materials
    • /
    • v.48 no.5
    • /
    • pp.401-409
    • /
    • 2010
  • This study was performed to develop an antibacterial film that can be dried at room temperature. A nanosized TiO$_2$ particle-dispersed solution was prepared by the hydrothermal treatment of peroxo-titanic acid at 160${^{\circ}C}$ for 4h. The binder was synthesized through the hydrolysis and condensation reactions of TEOS (10cc) and GPTS (3.5cc) in the mixture of H$_2$O (30cc) and EtOH (30cc). The synthesized binder was mixed with 0.1 M of TiO$_2$ solution in a volume ratio of binder/TiO$_2$ solution=0.25~0.5. The glass substrate was coated after using the dip coating method, which was then followed by drying for over 2h at room temperature. Although the TiO$_2$ particles did not chemically-bond to the binder, the coating layer strongly adhered to the substrate and displayed good antibacterial properties.

Manufacture of Titania-silica Composite Anode Materials by Sol-gel Method (졸-겔법을 이용한 Titania-silica 혼합 음극활물질의 제조)

  • Bang, Jong-Min;Cho, Young-Im;Na, Byung-Ki
    • Clean Technology
    • /
    • v.16 no.2
    • /
    • pp.140-144
    • /
    • 2010
  • Titania-silica composite materials were obtained by sol-gel method from TiCl4 and TEOS precusors, and they were applied to anode materials of lithium ion battery. Uniformly distributed composite materials can be manufactured by sol-gel method. The composite materials were heat treated by microwave to obtain materials with new properties. The experimental variables were composition of the material, heat treatment temperature, and microwave exposure. The structure and surface properties of the materials were analyzed by XRD, SEM, and the electrochemical capacity was measured with charge/discharge cycler.

Mechanical and Electrical Properties of Si-SiC Fabricated Using SiC-C Composite Powders Synthesized by Sol-gel Process (Sol-gel 법으로 합성된 SiC-C 복합분말을 사용하여 제조된 Si-SiC의 기계적 특성 및 전기저항 특성)

  • Youn, Sung Il;Cho, Gyung Sun;Youm, Mi Rae;Lim, Dae Soon;Park, Sang Whan
    • Journal of the Korean Ceramic Society
    • /
    • v.51 no.5
    • /
    • pp.459-465
    • /
    • 2014
  • In this study, Si-SiC composites were fabricated using a Si melt infiltration method using ${\beta}$-SiC/C composite powders synthesized by the carbothermal reduction of $SiO_2-C$ precursors made from a TEOS and a phenol resin. The purity of the synthesized SiC-C composite powders was higher than 99.9993 wt% and the average particle size varied from 4 to $6{\mu}m$ with increasing carbon contents of the $SiO_2-C$ precursors. It was found that the Si-SiC composites fabricated in this study consist of ${\beta}$-SiC and residual Si, without any trace of ${\alpha}$-SiC. The 3-point bending strengths of the fabricated Si-SiC composites were measured and found to be higher than 550 MPa, although the density of the fabricated Si-SiC composite was less than $2.9g/cm^3$. The bending strengths and the densities of the fabricated Si-SiC composites were found to decrease with increasing C/Si mole ratios in the SiC-C composite powders. The specific resistivities of the Si-SiC composites fabricated using the SiC-C composite powders were less than $0.018{\Omega}cm$. With increasing C content in the SiC-C composite powders used for the fabrication of Si-SiC composites, the specific resistivity of the Si-SiC composites was found to slightly increase from 0.0157 to $0.018{\Omega}cm$.

Silica-encapsulated ZnSe Quantum Dots as a Temperature Sensor Media (온도센서용 실리카에 담지된 ZnSe 양자점 소재)

  • Lee, Ae Ri;Park, Sang Joon
    • Applied Chemistry for Engineering
    • /
    • v.26 no.3
    • /
    • pp.362-365
    • /
    • 2015
  • Silica encapsulated ZnSe quantum dots (QDs) were prepared by employing two microemulsion systems: AOT/water/cyclohexane microemulsions containing ZnSe quantum dots with NP5/water/cyclohexane microemulsions containing tetraethylorthosilicate (TEOS). Using this method, cubic zinc blende nanoparticles (3 nm in diameter) were synthesized and encapsulated by silica nanoparticles (20 nm in diameter). The temperature dependence of photoluminescence (PL) for silica-encapsulated ZnSe QDs was investigated to evaluate this material as a temperature sensor media. The fluorescence emission intensity of silica-encapsulated ZnSe nanoparticles (NPs) was decreased with an increase of ambient temperature over the range from $30^{\circ}C$ to $60^{\circ}C$ and a linear relationship between the temperature and the emission intensity was observed. In addition, the temperature dependence of PL intensity for silica-encapsulated ZnSe NPs showed a reversible pattern on ambient temperature. A reversible temperature dependence of the luminescence combined with its insensitivity toward quenching by oxygen due to silica coating established this material as an attractive media for temperature sensor applications.

The Effects of Corner Transistors in STI-isolated SOI MOSFETs

  • Cho, Seong-Jae;Kim, Tae-Hun;Park, Il-Han;Jeong, Yong-Sang;Lee, Jong-Duk;Shin, Hyung-Cheol;Park, Byung-Gook
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.615-618
    • /
    • 2005
  • In this work, the effects of corner transistors in SOI MOSFETs were investigated. We fabricated SOI MOSFETs with various widths and a fixed length and characterized them. The SOI thickness was $4000{\AA}$ and the buried oxide(BOX) thickness was $4000{\AA}$. The isolation of active region was simply done by silicon etching and TEOS sidewall formation. Several undesirable characteristics have been reported for LOCOS isolation in fabrication on SOI wafers so far. Although we used an STI-like process instead of LOCOS, there were still a couple of abnormal phenomena such as kinks and double humps in drain current. Above all, we investigated the location of the parasitic transistors and found that they were at the corners of the SOI in width direction by high-resolution SEM inspection. It turned out that their characteristics are strongly dependent on the channel width. We made a contact pad through which we can control the body potential and figured out the dependency of operation on the body potential. The double humps became more prominent as the body bias went more negative until the full depletion of the channel where the threshold voltage shift did not occur any more. Through these works, we could get insights on the process that can reduce the effects of corner transistors in SOI MOSFETs, and several possible solutions are suggested at the end.

  • PDF

Effects of Drying Agents on the Drying and Calcination in Synthesis of Mullite by Sol-Gel Process (졸-겔법에 의한 mullite합성시 건조 첨가제가 건조 및 소성에 미치는 영향)

  • Hahm, Yeong-Min;Hong, Young-Ho;Choi, Seung-Il
    • Applied Chemistry for Engineering
    • /
    • v.4 no.3
    • /
    • pp.497-504
    • /
    • 1993
  • The effect of DCCA (Drying Control Chemical Additives) on the drying of gel was investigated in order to determine an optimum drying condition of mullite precursor through sol-gel process. Aluminium sec-butoxide was synthesized from aluminium foil and then mullite powders were synthesized from Tetra-ethyl-ortho-silicate (TEOS) and the aluminium sec-butoxide. N, N-dimethyl formamide (DMF), Glycerol, 1, 4-Dioxane, and Oxalic acid were used as DCCA. Mullite powders that were calcined at 200, 900, 1100, and $1250^{\circ}C$ for 2hr were analysed by XRD, TG-DTA, FT-IR, and SEM in order to investigate structural change and characteristics of calcined powders. The results of this work showed that the drying time of gel was reduced to about half in the presence of 0.1mol DMF compared with the absence of DCCA and also calcined powders were obtained without remarkable structural change despite of the addition of DCCA.

  • PDF

Development of CMP process for reducing scratches during ILD CMP (ILD CMP중 Scratch 감소를 위한 CMP 공정기술 개발)

  • Kim, In-Gon;Kim, In-Kwon;Prasad, Y. Nagendra;Choi, Jea-Gon;Park, Jin-Goo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.59-59
    • /
    • 2009
  • 현재 CMP분야는 광역 평탄화 반도체 소자의 집적화 및 소형화가 진행됨에 따라서 CMP 공정의 중요성은 날로 성장하고 있다. 하지만 이러한 CMP공정은 불가피하게도 scratch, pit, CMP residue와 같은 defect들을 발생시키고 있으며, 점점 선폭이 작아짐에 따라, 이러한 defect들이 반도체 수율에 미치는 영향은 심각해지고 있다. Defect들 중에 특히 scratch는 반도체에 치명적인 circuit failure를 일으키게 된다. 또한 반도체 내구성과 신뢰성을 감소시키게 되고, 누전전류를 증가시키는 등 바람직하지 못한 현상들이 생기게 된다. 본 연구에서는 scratch 와 같은 deflect들을 효율적으로 검출, 분석하고, scratch를 감소시키는데 그 목적이 있다. 본 실험을 위해 8" TEOS wafer와 commercial oxide slurry 및 friction polisher (Poli-500, G&P tech., Korea)를 사용하여 CMP 공정을 진행하였으며, CMP 공정조건은 각각 80rpm/80rpm/1psi(Platen speed/Head speed/Pressure)에서 1분 동안 연마를 한 후 scratch 발생 경향을 살펴보았다. CMP 후 wafer위에 오염되어 있는 slurry residue들을 제거하기 위해 SC-1, HF 세정을 이용하여 최적화된 post-CMP 공정기술을 제안하였다. Scratch 검출 및 분석을 위해 wafer surface analyzer (Surfscan 6200, Tencor, USA)와 optical microscope (LV100D, Nicon, Japan)를 사용하였다. CMP 공정 변수들에 따른 scratch 발생정도를 비교하였으며, scratch 발생 요인들에 따른 scratch 형태 및 발생정도를 살펴보았다. 최적화된 post-CMP 세정 조건은 메가소닉과 함께 SC-1 세정을 실시하여 slurry residue들을 제거한 후, HF 세정을 실시하여 잔여 오염물들을 제거하고 검출이 용이하도록 scratch를 확장시킬 수 있도록 제안하였으며, 100%의 particle removal efficiency (PRE)를 얻을 수 있었다. 실제 CMP 공정후 post-CMP 세정 단계별 scratch 개수를 측정한 결과, SC-1 세정 후 약 220개의 scratch가 검출되었으며, 검출되지 않았던 scratch가 HF 세정 후 확장되어 드러남에 따라 약 500개의 scratch 가 검출되었다.

  • PDF

Aerosol-gel synthesis of ZnO quantum dots dispersed in SiO2 matrix and their characteristics (에어로솔-젤 법을 이용한 SiO2에 분산된 ZnO 양자점의 합성과 그 특성)

  • Kim, Sang-Gyu;Firmansyah, Dudi Adi;Lee, Kwang-Sung;Lee, Donggeun
    • Particle and aerosol research
    • /
    • v.6 no.2
    • /
    • pp.51-59
    • /
    • 2010
  • ZnO quantum dots embedded in a silica matrix without agglomeration were synthesized from $TEOS:Zn(NO_3)_2$ solutions in one-step process by aerosol-gel method. It was successfully demonstrated that the size of ZnO Q-dots could be controlled from 2 to 7 mm verified by a high resolution transmission electron microscope observation. The line scanning energy dispersive X-ray spectroscopy(EDS) revealed that the Q-dots existed preferentially inside SiO2 sphere when Zn/Si < 0.5. However, the Q-dots distributed homogeneously all over the sphere when Zn/Si > 1.0. Blue-shifted UV/Vis absorption peak observation confirmed the quantum size effect on the optical properties. The photoluminescence(PL) emission peaks of the powders at room temperature were consistent with previous reports in the following aspects: 1) PL characteristics are dominated by two peaks of deep-level defect-related emissions at 2.4 - 2.8 eV, 2) the first defect-related peak at 2.4 eV was blue shifted due to the quantum size effect with decreasing the concentration of $Zn(NO_3)_2$(decreasing the size of ZnO q dots). More interestingly, the existence of surface-exposed ZnO q dots affects greatly the second defect PL peak at 2.8 eV.

ILD CMP 공정에서 실리콘 산화막의 기계적 성질이 Scratch 발생에 미치는 영향

  • Jo, Byeong-Jun;Gwon, Tae-Yeong;Kim, Hyeok-Min;Park, Jin-Gu
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2011.10a
    • /
    • pp.23-23
    • /
    • 2011
  • Chemical-Mechanical Planarization (CMP) 공정이란 화학적 반응 및 기계적인 힘이 복합적으로 작용하여 표면을 평탄화하는 공정이다. 이러한 CMP 공정은 반도체 산업에서 회로의 고집적화와 다층구조를 형성하기 위하여 도입되었으며 반도체 제조를 위한 필수공정으로 그 중요성이 강조되고 있다. 특히 최근에는 Inter-Level Dielectric (ILD)의 형성과 Shallow Trench Isolation (STI) 공정에서실리콘 산화막을 평탄화하기 위한 CMP 공정에 대해 연구가 활발히 이루어지고 있다. 그러나 CMP 공정 후 scratch, pitting corrosion, contamination 등의 Defect가 발생하는 문제점이 존재한다. 이 중에서도 scratch는 기계적, 열적 스트레스에 의해 생성된 패드의 잔해, 슬러리의 잔유물, 응집된 입자 등에 의해 표면에 형성된다. 반도체 공정에서는 다양한 종류의 실리콘 산화막이 사용되고 gks이러한 실리콘 산화막들은 종류에 따라 경도가 다르다. 따라서 실리콘 산화막의 경도에 따른 CMP 공정 및 이로 인한 Scratch 발생에 관한 연구가 필요하다고 할 수 있다. 본 연구에서는 scratch 형성의 거동을 알아보기 위하여 boronphoshposilicate glass (BPSG), plasma enhanced chemical vapor deposition (PECVD) tetraethylorthosilicate (TEOS), high density plasma (HDP) oxide의 3가지 실리콘 산화막의 기계적 성질 및 이에 따른 CMP 공정에 대한 평가를 실시하였다. CMP 공정 후 효율적인 scratch 평가를 위해 브러시를 이용하여 1차 세정을 실시하였으며 습식세정방법(SC-1, DHF)으로 마무리 하였다. Scratch 개수는 Particle counter (Surfscan6200, KLA Tencor, USA)로 측정하였고, 광학현미경을 이용하여 형태를 관찰하였다. Scratch 평가를 위한 CMP 공정은 실험에 사용된 3가지 종류의 실리콘 산화막들의 경도가 서로 다르기 때문에 동등한 실험조건 설정을 위해 동일한 연마량이 관찰되는 조건에서 실시하였다. 실험결과 scratch 종류는 그 형태에 따라 chatter/line/rolling type의 3가지로 분류되었다 BPSG가 다른 종류의 실리콘 산화막에 비해 많은 수에 scratch가 관찰되었으며 line type이 많은 비율을 차지한다는 것을 확인하였다. 또한 CMP 공정에서 압력이 증가함에 따라 chatter type scratch의 길이는 짧아지고 폭이 넓어지는 것을 확인하였다. 본 연구를 통해 실리콘 산화막의 경도에 따른 scratch 형성 원리를 파악하였다.

  • PDF

Fabrication of Hydrophobic Anti-Reflection Coating Film by Using Sol-gel Method (Sol-gel 법을 이용한 내오염 반사방지 코팅막 제조)

  • Kim, Jung-Yup;Lee, Ji-Sun;Hwang, Jonghee;Lim, Tae-Young;Lee, Mi-Jai;Hyun, Soong-Keun;Kim, Jin-Ho
    • Korean Journal of Materials Research
    • /
    • v.24 no.12
    • /
    • pp.689-693
    • /
    • 2014
  • Anti-reflection coating films have used to increase the transmittance of displays and enhance the efficiency of solar cells. Hydrophobic anti-reflection coating films were fabricated on a glass substrate by sol-gel method. To fabricate an anti-reflection film with a high transmittance, poly ethylene glycol (PEG) was added to tetraethyl orthosilicate (TEOS) solution. The content of PEG was changed from 1 to 4 wt% in order to control the morphology, thickness, and refractive index of the $SiO_2$ thin films. The reflectance and transmittance of both sides of the coated thin film fabricated with PEG 4 wt% solution were 0.3% and 99.4% at 500 nm wavelength. The refractive index and thickness of the thin film were n = 1.29 and d = 105 nm. Fluoro alkyl silane (FAS) was used for hydrophobic treatment on the surface of the anti-reflection thin film. The contact angle was increased from $13.2^{\circ}$ to $113.7^{\circ}$ after hydrophobic treatment.