• Title/Summary/Keyword: Synchronous generator design

Search Result 170, Processing Time 0.029 seconds

A Mathematical Modeling on Battery Charging Circuit for the Power Storage of Wind Power Generation (풍력발전의 전력저장을 위한 베터리 충전회로에 관한 수학적인 모델링)

  • Ko, Seok-Cheol;Lee, Jae;Lim, Sung-Hun;Kang, Hyeong-Gon;Han, Byoung-Sung
    • Proceedings of the KIEE Conference
    • /
    • 2001.10a
    • /
    • pp.301-304
    • /
    • 2001
  • Wind power generation system is one of the most useful energy resource using natural environment. One of the biggest problem we encountered is toot the wind speed is fluctuating sharply according to the weather conditions rather than it is stable. In this paper we do the equivalent modeling the mechanical energy of wind power turbine according to wind speed into the synchronous generator. We analyse the equivalent modeling output part of rectifier into DC/DC converter input part theoretically. We analyse a battery charging characteristics for power storage enabling the supply of stable power to the load. We design a system and do the modeling of it analytically so that it supplies a stable power to the load by constructing a DC-AC inverter point. Also we make a small size model usable in actual wind power generation system of 30kw and make an experiment and confirm its validity.

  • PDF

A Study on 3[kW] PMA-RSG Optimal Design for Mobile Power Supply (이동형 전원장치용 3[kW] PMA-RSG의 최적 설계에 대한 연구)

  • Baik, Jei-Hoon;Toliyat, Hamid A.;Kim, Nam-Hun
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.23 no.6
    • /
    • pp.109-117
    • /
    • 2009
  • In this paper, an analytical model using equivalent magnetic circuits for the PMA-SynRG is presented. The lumped parameter model (LPM) is developed from machine geometry, stator winding and machine operating specifications. By the LPM, magnetic saturation of rotor bridges is incorporated into model and it provides effective means of predicting machine performance for a given machine geometry. The LPM is not as accurate as finite element analysis but the equivalent magnetic circuits provide fast means of analyzing electromagnetic characteristics of PMa-SynRG. It is the main advantage to find the initial design and optimum design. The initial design of PMa_RSG is performed by LPM model and FEM analysis, and the final PMA-RSG design is optimized and identified by FEM analysis considering actual machine design. The linear LPM and the nonlinear LPM are programmed using MATLAB and all of machine parameters are calculated very quickly. To verify justification of the proposed design of PMa-RSM, back-EMF is measured.

Design of Power and Load Reduction Controller for a Medium-Capacity Wind Turbine (중형 풍력터빈의 출력 및 타워 하중저감 제어기 설계)

  • Kim, Kwansu;Paek, Insu;Kim, Cheol-Jin;Kim, Hyun-Gyu;Kim, Hyoung-Gil
    • Journal of the Korean Solar Energy Society
    • /
    • v.36 no.6
    • /
    • pp.1-12
    • /
    • 2016
  • A control algorithm for a 100 kW wind turbine is designed in this study. The wind turbine is operating as a variable speed variable pitch (VSVP) status. Also, this wind turbine is a permanent magnet synchronous generator (PMSG) Type. For the medium capacity wind turbine considered in this study, it was found that the optimum tip speed ratios to achieve the maximum power coefficients varied with wind speeds. Therefore a commercial blade element momentum theory and multi-body dynamics based program was implemented to consider the variation of aerodynamic coefficients with respect to Reynolds numbers and to find out the power and thrust coefficients with respect tip speed ratio and blade pitch angles. In the end a basic power controller was designed for below rated, transition and above rated regions, and a load reduction algorithm was designed to reduce tower vibration by the nacelle motion. As a result, damage equivalent Load (DEL) of tower fore-aft has been reduced by 32%. From dynamic simulations in the commercial program, the controller was found to work properly as designed. Experimental validation of the control algorithm will be done in the future.

A Study on the Eddy Current Loss of the Permanent Magnet for PMSG for the Wind Turbine Application (풍력터빈 적용을 위한 PMSG용 영구자석의 와전류손실에 관한 연구)

  • Choi, Man-Soo;Moon, Chae-Joo;Sun, Rui;Chang, Young-Hak;Park, Tae-Sik;Jeong, Moon-Seon;Kwak, Seung-Hun
    • Journal of the Korean Solar Energy Society
    • /
    • v.34 no.2
    • /
    • pp.8-15
    • /
    • 2014
  • The objective of this paper is to suggest a design topology of permanent magnet synchronous generator with 2,000kW capacities for wind turbine. The suggested topology is to provide 3 split magnet PMSG instead of single magnet, and performed an analysis of eddy current loss and iron loss for suggested type using ansoft maxwell commercial program. The simulation results of suggested magnet type show there duction of eddy current loss as 13.87kW with loadless conditions and23.48kW with rated conditions, but iron loss for rotor yoke show the in creasing trend as2.2kW with loadless conditions and 0.2kW with rated conditions. The suggested 3 split maget type is to identified as more useful for 2,000kW PMSG.

A design of Hybrid power generation system for Ocean facilities (해양시설물용 하이브리드 발전시스템 설계)

  • Jung, Sung-Young;Oh, Jin-Seok
    • Journal of Navigation and Port Research
    • /
    • v.33 no.6
    • /
    • pp.381-385
    • /
    • 2009
  • Generally power system of ocean facility composes a solar generation system.The power to be generated by the solar system is changed according to the amount of sunlight of weather conditions. Output power of solar system is decreased with weather condition such as cloudy day and rainy day. And the power shortage of the ocean facility can occur due to the lack of solar energy. To solve this problem, this paper proposes the power control system for solar-wave hybrid system Wave generation system consists of wells turbine and permanent magnet synchronous generator(PMSG). This propose system set the specific area and measures the solar generation power and wave generation power. As a result of experiment, the solar power is a more static source than wave power, but the wave power provides energy during periods of no sunshine. The power characteristic of propose hybrid system have been obtained high reliability than a solar generation system.

GA based Selection Method of Weighting Matrices in LQ Controller for SVC (GA를 이용한 SVC용 LQ 제어기의 가중행렬 선정 기법)

  • 허동렬;이정필;주석민;정형환
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.16 no.6
    • /
    • pp.40-50
    • /
    • 2002
  • In this paper, we present a GA(Genetic Algorithm) approach to select weighting matrices of an optimal LQ(Linear Quadratic) controller for SVC(Static VAR Compensator). A SVC, one of the FACTS(Flexible AC Transmission System), constructed by a FC(Fixed Capacitor) and a TCR(Thyristor Controlled Reactor), was designed and implemented to improve the damping of a synchronous generator, as well as to control the system voltage Also, a design of LQ controller depends on choosing weighting matrices. The selection of weighting matrices which is not a trivial solution is usually carried out by trial and error. We proposed an efficient method using GA of finding weighting matrices for optimal control law. Thus, we proved the usefulness of proposed method to improve the stability of single machine-infinite bus with SVC system by eigenvalues analysis and simulation.

A Design of Power Management IC for CCD Image Sensor (CCD 이미지 센서용 Power Management IC 설계)

  • Koo, Yong-Seo;Lee, Kang-Yoon;Ha, Jae-Hwan;Yang, Yil-Suk
    • Journal of IKEEE
    • /
    • v.13 no.4
    • /
    • pp.63-68
    • /
    • 2009
  • The power management integrated circuit(PMIC) for CCD image sensor is presented in this study. A CCD image sensor is very sensitive against temperature. The temperature, that is heat, is generally generated by the PMIC with low efficiency. Since the generated heat influences performance of CCD image sensor, it should be minimized by using a PMIC which has a high efficiency. In order to develop the PMIC with high efficiency, the input stage is designed with synchronous type step down DC-DC converter. The operating range of the converter is from 5V to 15V and the converter is controlled using PWM method. The PWM control circuit consists of a saw-tooth generator, a band-gap reference circuit, an error amplifier and a comparator circuit. The saw-tooth generator is designed with 1.2MHz oscillation frequency. The comparator is designed with the two stages OP Amp. And the error amplifier has 40dB DC gain and $77^{\circ}$ phase margin. The output of the step down converter is connected to input stage of the charge pump. The output of the charge pump is connected to input of the LDO which is the output stage of the PMIC. Finally, the PMIC, based on the PWM control circuit and the charge pump and the LDO, has output voltage of 15V, -7.5V, 3.3V and 5V. The PMIC is designed with a 0.35um process.

  • PDF

A design on low-power and small-area EEPROM for UHF RFID tag chips (UHF RFID 태그 칩용 저전력, 저면적 비동기식 EEPROM 설계)

  • Baek, Seung-Myun;Lee, Jae-Hyung;Song, Sung-Young;Kim, Jong-Hee;Park, Mu-Hun;Ha, Pan-Bong;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.12
    • /
    • pp.2366-2373
    • /
    • 2007
  • In this paper, a low-power and small-area asynchronous 1 kilobit EEPROM for passive UHF RFID tag chips is designed with $0.18{\mu}m$ EEPROM cells. As small area solutions, command and address buffers are removed since we design asynchronous I/O interface and data output buffer is also removed by using separate I/O. To supply stably high voltages VPP and VPPL used in the cell array from low voltage VDD, Dickson charge pump is designed with schottky diodes instead of a PN junction diodes. On that account, we can decrease the number of stages of the charge pump, which can decrease layout area of charge pump. As a low-power solution, we can reduce write current by using the proposed VPPL power switching circuit which selects each needed voltage at either program or write mode. A test chip of asynchronous 1 kilobit EEPROM is fabricated, and its layout area is $554.8{\times}306.9{\mu}m2$., 11% smaller than its synchronous counterpart.

Development of Digital Transceiver Unit for 5G Optical Repeater (5G 광중계기 구동을 위한 디지털 송수신 유닛 설계)

  • Min, Kyoung-Ok;Lee, Seung-Ho
    • Journal of IKEEE
    • /
    • v.25 no.1
    • /
    • pp.156-167
    • /
    • 2021
  • In this paper, we propose a digital transceiver unit design for in-building of 5G optical repeaters that extends the coverage of 5G mobile communication network services and connects to a stable wireless network in a building. The digital transceiver unit for driving the proposed 5G optical repeater is composed of 4 blocks: a signal processing unit, an RF transceiver unit, an optical input/output unit, and a clock generation unit. The signal processing unit plays an important role, such as a combination of a basic operation of the CPRI interface, a 4-channel antenna signal, and response to external control commands. It also transmits and receives high-quality IQ data through the JESD204B interface. CFR and DPD blocks operate to protect the power amplifier. The RF transmitter/receiver converts the RF signal received from the antenna to AD, is transmitted to the signal processing unit through the JESD204B interface, and DA converts the digital signal transmitted from the signal processing unit to the JESD204B interface and transmits the RF signal to the antenna. The optical input/output unit converts an electric signal into an optical signal and transmits it, and converts the optical signal into an electric signal and receives it. The clock generator suppresses jitter of the synchronous clock supplied from the CPRI interface of the optical input/output unit, and supplies a stable synchronous clock to the signal processing unit and the RF transceiver. Before CPRI connection, a local clock is supplied to operate in a CPRI connection ready state. XCZU9CG-2FFVC900I of Xilinx's MPSoC series was used to evaluate the accuracy of the digital transceiver unit for driving the 5G optical repeater proposed in this paper, and Vivado 2018.3 was used as the design tool. The 5G optical repeater digital transceiver unit proposed in this paper converts the 5G RF signal input to the ADC into digital and transmits it to the JIG through CPRI and outputs the downlink data signal received from the JIG through the CPRI to the DAC. And evaluated the performance. The experimental results showed that flatness, Return Loss, Channel Power, ACLR, EVM, Frequency Error, etc. exceeded the target set value.

A PN-code Acquisition method Using Array Antenna Systems for CDMA2000 1x (CDMA2000 1x용 배열 안테나 시스템에서 PN 동기 획득 방법)

  • Jo, Hee-Nam;Yun, Yu-Suk;Choi, Seung-Won
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.42 no.8 s.338
    • /
    • pp.33-40
    • /
    • 2005
  • This paper presents a structure of the searcher using a diversity in array antenna systems operating in the cdma2000 1x signal environments. The new technique exploits the fact that the In-phase and quadrature components of interferers can respectively be viewed as an independent gaussian noise at each antnna element in most practical cdma signal environments. The proposed PN acquisition scheme is a singles-dwell PN acquisition system consisting of two stages, that is, the searching stage and the verification stage. The searching stage independently correlates the receiver multiple signals with PN generator of each antenna element for obtaining the synchronous energy at the entire region. Then, the searching results of each antenna element are non-coherently combinind. The verification stage compares the searching energy with the optimal threshold, which is predesigned in the lock detector, and decides whether the acquisition is successful or fail. In this paper, we analyzed the effect of tile diversity order to determine the mean acquisition time. In general, it is known that the mean acquisition time significantly decrease as the number of antenna elements increases. But, as the diversity order goes up, the enhancement of the performance is saturated. Therefore, to decrease the mean acquisition time of the searcher, we must design the optimal array antenna systems by considering the operating SNR range of the receiver, the probability of detection $P_D$ and that of false alarm $P_{FA}$ . The Performance of the proposed PN acquisition scheme is analyzed in frequency selective Rayleigh fading channels. In this paper, the effect of the number of antenna elements on PN acquisition scheme is shown according to the probability of detection $P_D$ and that of false alarm $P_{FA}$.