• Journal of Power Electronics
• /
• v.6 no.2
• /
• pp.95-103
• /
• 2006

In this paper, a novel prototype of auxiliary switched capacitor assisted voltage source soft switching PWM Single-Ended Push Pull (SEPP) series capacitor compensated load resonant inverter with two auxiliary edge resonant lossless inductor snubbers is proposed and discussed for small scale consumer high-frequency induction heating (IH) appliances. The operation principle of this inverter is described by using switching mode equivalent circuits. The newly developed multi resonant high-frequency inverter using trench gate IGBTs can regulate its output AC power via constant frequency edge-resonant associated soft switching commutation by using an asymmetrical PWM control or duty cycle control scheme. The brand-new consumer IH products which use the newly proposed edge-resonant soft switching PWM-SEPP type series load resonant high-frequency inverters are evaluated using power regulation characteristics, actual efficiency vs. duty cycle and input power vs. actual efficiency characteristics. Their operating performance compared with some conventional soft switching high-frequency inverters for IH appliances is discussed on the basis of simulation and experimental results. The practical effectiveness of the newly proposed soft switching PWM SEPP series load resonant inverter is verified from an application point of view as being suitable for consumer high-frequency IH appliances.

• Proceedings of the KIPE Conference
• /
• 2018.07a
• /
• pp.105-107
• /
• 2018

This paper presents a new hybrid multilevel converter topology, which consists of a combination of the series connected switched capacitor units with boost ability, and an H-bridge with T-type bidirectional switches. The proposed converter boosts the input voltage without any bulky inductors, and has the small number of components, which can make the size and cost of a power converter greatly reduced. The output filter size and harmonics are also reduced by the high quality multilevel output. In addition, there is no need for complicated methods to balance the capacitor voltage. Simulation and experimental results with a nine-level converter system are presented to validate the proposed topology and modulation method.

• ETRI Journal
• /
• v.31 no.2
• /
• pp.234-236
• /
• 2009

We present a novel operational amplifier preset technique for a switched-capacitor circuit to reduce the acquisition time by improving the slewing. The acquisition time of a variable gain amplifier (VGA) using the proposed technique is reduced by 30% compared with a conventional one; therefore, the power consumption of the VGA is decreased. For additional power reduction, a programmable capacitor array scheme is used in the VGA. In the 0.13 ${\mu}m$ CMOS process, the VGA, which consists of three-stages, occupies 0.33 $mm^2$ and dissipates 19.2 mW at 60 MHz with a supply voltage of 1.2 V. The gain range is 36.03 dB, which is controlled by a 10-bit control word with a gain error of ${\pm}0.68$ LSB.

• Journal of Power Electronics
• /
• v.7 no.2
• /
• pp.124-131
• /
• 2007

In this paper, a novel type of auxiliary switched capacitor assisted edge resonant soft switching PWM resonant DC-DC converter with two simple auxiliary commutation lossless inductor snubbers is presented. The operation principle of this converter is described using the switching mode equivalent circuits. This newly developed multi resonant DC-DC converter can regulate its DC output AC power under a principle of constant frequency edge-resonant soft switching commutation by an asymmetrical PWM duty cycle control scheme. The high frequency power regulation and actual power characteristics of the proposed soft switching PWM resonant DC-DC converter are evaluated and discussed. The operating performances of the newly proposed soft switching inverter are represented based on simulation results from an applications point of view.

• Journal of Power Electronics
• /
• v.17 no.6
• /
• pp.1402-1412
• /
• 2017

This paper presents a new high step-up dc/dc converter for renewable energy systems in which a high voltage gain is provided by using a coupled inductor. The operation of the proposed converter is based on a charging capacitor with a single power switch in its structure. A passive clamp circuit composed of capacitors and diodes is employed in the proposed converter for lowering the voltage stress on the power switch as well as increasing the voltage gain of the converter. Since the voltage stress is low in the provided topology, a switch with a small ON-state resistance can be used. As a result, the losses are decreased and the efficiency is increased. The operating principle and steady-states analyses are discussed in detail. To confirm the viability and accurate performance of the proposed high step-up dc-dc converter, several simulation and experimental results obtained through PSCAD/EMTDC software and a built prototype are provided.

• Proceedings of the IEEK Conference
• /
• 2002.06b
• /
• pp.141-144
• /
• 2002

Several charge Injection compensation circuits, such as, the dummy transistor circuit, the switched OP-amp circuit, the switched capacitor circuit, were fabricated and the test results were compared. The differences between SPICE simulation results and measurements were within around 10%.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.20 no.9
• /
• pp.1763-1770
• /
• 2016

This paper proposed hybrid converter to operate over a wide output load power. The switched-capacitor converter has a high efficiency at low load power and a low efficiency at high load power. On the contrary, the buck converter has a high efficiency at high load power and a low efficiency at low load power. The proposed hybrid converter has combination of the switched-capacitor converter and the buck converter. The switched-capacitor operates at low load power and buck converter operates at high load power, so that the hybrid converter is improved power efficiency at wide output load power. The hybrid converter was implemented with a $0.18{\mu}m$ CMOS process. The hybrid converter has a range of the load power between $50{\mu}W$and 100mW. The maximum power efficiencies are 93% and 77% at the buck converter and the switched-capacitor converter, respectively.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.26 no.11
• /
• pp.1666-1671
• /
• 1989

A novel switched-capacitor circuit for interfacing capacitive microtransducers with a digital system is developed based on the dual-slope integration. It consists of a differential integrator and a comparator. Driven by the teo phase clock, the circuit first senses the capacitance difference between the transducer and the reference capacitor in the form of charge, and accumulates it into the feedback capabitor of the integrator for a fixed period of time. The resulant accumulated charge is next extracted by the known reference charge until the integrator output voltage refurns to zero. The length of time required for the integrator output to return to zero, as measured by the number of clock cycle gated into a counter is proportional to the capacitance difference, averaged over the integration period. The whole operation is insensitive to the reference voltage and the capacitor values involved in the circuit, Thus the proposed circuit permits an accurate differental capacitance measurement. An error analysis has showh that the resolution as high as 8 bits can be expected by realizing the circuit in a monolithic MOS IC form. Besides the accuracy, it features the small device count integrable onto a small chip area. The circuit is thus particularly suitadble for the on-chip interface.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.20 no.9
• /
• pp.1755-1762
• /
• 2016

In this paper, a small areal dual-output SC(switched capacitor) DC-DC converter with a improved range of an input voltage is presented. The conventional SC DC-DC converter has an advantage of low cost and small chip area. But, it has a narrow input voltage range to convert efficiently. Also, it has a lager chip area and a lower power efficiency from multiple outputs. The proposed SC DC-DC converter improves the power efficiency by using the capacitor array structure which efficiently converts the voltage according to the input voltage. By sharing two switch array, it reduces the number of switches and capacitors from 32 to 25. The proposed SC DC-DC converter was manufactured in a $0.18{\mu}m$ CMOS process. In the simulation, the range of the input voltage is 0.7~ 1.8V, the max. power efficiency is 90%, and the chip area is $0.255mm^2$.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.36C no.1
• /
• pp.49-58
• /
• 1999

This paper describes an integrated low pass filter fabricated by using $0.8{\mu}m$ single poly CMOS ASIC technology. The filter has been designed for a 5th-order elliptic switched capacitor filter with cutoff frequency of 5khz, 0.1dB passband ripple. The filter consists of MOS swiches poly capacitors and five CMOS op-amps. For the realization of the SC filter, continuous time transfer function H(s) is obtained from LC passive type, and transfered as discrete time transfer H(z) through bilinear-z transform. Another filter has been designed by capacitor scaling for reduced chip area, considering dynamic range of the op-amp. The test results of two fabricated filters are cutoff frequency of 4.96~4.98khz, 35~38dB gain attenuation and 0.72~0.81dB passband ripple with the ${\pm}2.5V$power supply clock of 50KHz.