• Title/Summary/Keyword: State machine

Search Result 1,458, Processing Time 0.026 seconds

Deadlock Detection of Software System Using UML State Machine Diagram (UML State Machine Diagram을 이용한 소프트웨어 시스템의 데드락 탐지)

  • Min, Hyun-Seok
    • Journal of Convergence Society for SMB
    • /
    • v.1 no.1
    • /
    • pp.75-83
    • /
    • 2011
  • Unified Modeling Language (UML) is widely accepted in industry and particularly UML State Machine Diagram is popular for describing the dynamic behavior of classes. This paper discusses deadlock detection of System using UML State Machine Diagram. Since a State Machine Diagram is used for indivisual class' behavior, all the State Machine Diagrams of the classes in the system are combined to make a big system-wide State Machine Diagram to describe system behavior. Generally this system-wide State Machine Diagram is very complex and contains invalid state and transitions. To make it a usable and valid State Machine Diagram, synchronization and externalization are applied. The reduced State Machine Diagram can be used for describing system behavior thus conventional model-checking technique can be applied. This paper shows how deadlock detection of system can be applied with simple examples. All the procedures can be automatically done in the tool.

  • PDF

The Developments of State CHDL and Two-Level Minimizer for State Machine Synthesizer (상태합성기(State Machine Synthesizer) 설계를 위한 상태 CHDL 개발 및 Two-level minimizer 개발에 관한 연구)

  • 김희석;이근만;임인칠
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.29A no.4
    • /
    • pp.83-90
    • /
    • 1992
  • The state machine synthesizer is widely used to FSM synthesis. In this paper, we developed the state machine description language "state CHDL" such as IF, THEN, ELSE, SWITCH, CASE statements. Also, an algorithm for efficient state minimization and two level minimizer of FSM and graphical user interface-pin map window, supporting the designer with input-ouput effency, are presented.

  • PDF

An Embedded Systems Implementation Technique based on Multiple Finite State Machine Modeling using Microcontroller Interrupts (마이크로컨트롤러 인터럽트를 사용한 임베디드시스템의 다중 상태기계 모델링 기반 구현 기법)

  • Lee, Sang Seol
    • Journal of Korea Multimedia Society
    • /
    • v.16 no.1
    • /
    • pp.75-86
    • /
    • 2013
  • This paper presents a technique to implement embedded systems using interrupts of the one-chip microcontroller with many peripherals based on a multiple finite state machines model. The multiple finite state machine model utilizes the structure of FSMD used for hardware design and the features of flow control by interrupts. The main finite state machine corresponds to the main program and the sub-state machines corresponds to the interrupt subroutines. Therefore, interrupts from the peripherals can be processed immediately in the sub-state machines. The request and reply variables are used to interface between the finite state machines. Additional operating system is not necessary for the context switching between the main state machine and the sub-state machine, because the flow-control caused by interrupt can be replaced with the switching. An embedded system modeled on multiple finite state machine with ASM charts can be easily implemented by the conversion of ASM charts into C-language programs. This implementation technique can be easily adopted to the hardware oriented embedded systems because of the detail description of the model and the fast response to the interrupt events in the sub-state machine.

Implementation of Chaotic State Machine using Deterministic Chaos Function

  • Park, Kwang-Hyeon;Hwang, Jong-Sun;Chung, Chong-Eun
    • Journal of Electrical Engineering and information Science
    • /
    • v.3 no.2
    • /
    • pp.145-150
    • /
    • 1998
  • For practical application of the concept of chaos, we propose a chaotic state machine as a sequential system. Chaotic state machine which is suggested and implemented in this paper has chaotic motions relying on the dynamics only through the deterministic chaos function. Also, we present and verify that the properties of chaotic state machine is equal to the characteristics of chaos.

  • PDF

Corrective Control of Input/Output Asynchronous Sequential Machines for Overcoming Disturbance Inputs (외란 입력을 극복하기 위한 입력/출력 비동기 머신의 교정 제어)

  • Yang, Jung-Min;Kwak, Seong-Woo
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.3
    • /
    • pp.591-597
    • /
    • 2009
  • The problem of controlling a finite-state asynchronous sequential machine is examined. The considered machine is governed by input/output control, where access to the state of the machine is not available. In particular, disturbance inputs can infiltrate into the asynchronous machine and provoke unauthorized state transitions. The control objective is to use output feedback to compensate the machine so that the closed-loop system drive the faulty asynchronous machine from a failed state to the original one. Necessary and sufficient condition for the existence of appropriate controllers are presented in a theoretical framework. As a case study, the closed-loop system of an asynchronous machine with the proposed control scheme is implemented in VHDL code.

Implementation of High Speed, Precise Position Control Algorithm for Linear Machine Drive System (선형 전동기 구동 시스템의 고속, 정밀 위치 제어 알고리즘의 구현)

  • 이유인;김준석;김용일
    • Proceedings of the KIPE Conference
    • /
    • 1999.07a
    • /
    • pp.139-142
    • /
    • 1999
  • Recently, the application of the linear machine for industrial field is remarkable increased, especially for the gantry machine and machine tool system. In these application, high precise position control performance is essentially required in steady/transient state. This paper presents the generalized PID position control algorithm which have rare sensitivity to mass and disturbance. Through the experimental results, it is shown that the proposed algorithm have good performance for the linear machine drives in the steady state and transient state in spite of the load mass varing.

  • PDF

TL-FINITE STATE MACHINES OVER FINITE GROUPS

  • Cho, Sung-Jin
    • Journal of applied mathematics & informatics
    • /
    • v.8 no.3
    • /
    • pp.1009-1019
    • /
    • 2001
  • We introduce the concepts of TL-finite state machine, TL-kernel and TL-subfinite state machines, TL-kernel and TL-subfinite state machine and obtain some results concerning them.

FUZZY SUBMACHINES OF A FUZZY FINITE STATE MACHINE

  • Hwang, Seok-Yoon
    • Journal of applied mathematics & informatics
    • /
    • v.19 no.1_2
    • /
    • pp.457-466
    • /
    • 2005
  • In this paper we present the concepts of fuzzy submachine, which are the generalized form of crisp submachine of a fuzzy finite state machine. Also we extend the concepts of system of generators to fuzzified form.

The State CHDL Description and Symbolic Minimization Algorithm Development for State Machine Synthesizer (상태합성기 설계를 위한 상태 CHDL 기술 및 기호최소화 알고리듬개발)

  • Kim, Hi-Seok
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.26 no.5
    • /
    • pp.127-136
    • /
    • 1989
  • A Symbolic cover Minimization Algorithm and State CHDL Description for Finite State Machine Synthesizer are Presented. State CHDL are used for design of PLA based finite state machine, also the symbolic cover minimization algorithms are based upon single cube containment and distance 1 merging algorithms. The procedure for state machine synthesizer has been applied to practical example, including traffic light controller by using Boulder Optimal Logic Design System.

  • PDF

Design of state machine using Evolvable Hardware and Genetic Algorithm Processor (GAP와 진화 하드웨어를 이용한 State Machine설계)

  • 김태훈;선흥규;박창현;이동욱;심귀보
    • Proceedings of the Korean Institute of Intelligent Systems Conference
    • /
    • 2002.05a
    • /
    • pp.179-182
    • /
    • 2002
  • GA(Genetic Algorithm)는 자연계 진화를 모방한 계산 알고리즘으로서 단순하고 응용이 쉽기 때문에 여러 분야에 전역적 최적해 탐색에 많이 사용되고 있다. 최근에는 하드웨어를 구성하는 방법의 하나로서 사용되어 진화하드웨어라는 분야를 탄생시켰다. 이와 함께 GA의 연산자체를 하드웨어로 구현하는 GA processor(GAP)의 필요성도 증가하고 있다. 특히 진화하드웨어를 소프트웨어상에서 진화 시키는 것이 아닌 GAP에 의해 진화 시키는 것은 독립된 구조의 진정한 EHW 설계에 필수적이 될 것이다. 본 논문에서는 GAP 설계 방법을 제안하고 이를 이용하여 진화하드웨어로 State machine을 구현하고자 한다. State machine의 경우 구조상 피드백이 필요하기 때문에 가산기나 멀티플렉서보다는 훨씬 복잡하고 설계가 까다로운 구조이다. 제안된 방법을 통하여 명시적 설계가 어려운 하드웨어 설계에 GAP를 이용한 하드웨어의 진화에 적용함으로써 그 유용성을 보인다.

  • PDF