• The Journal of Society for e-Business Studies
• /
• v.7 no.3
• /
• pp.219-240
• /
• 2002

The various software engineering techniques have been appeared in order to cope with the software crisis since 1980's. Currently, the research against the techniques likes the Design pattern, Component which improve the software's re-use are spread out. Also S/W Development Process are interested intensively which attempts the quality and a increasing productivity of software development with the basic policy. The design pattern is the solution against the problem which occurs repeat in a specific area. Many design pattern are developed and researched, but the method which accommodates the developed design pattern efficiently in the phase of analysis and design software development process is not good enough, so it is the actual applying technique is difficult. In this paper we suggest and the “UML components+” which is a efficient component development process from customizing EJB based the J2EE using the “UML Components” which is a component development methodology. Applying J2EE pattern efficiently with UML components+, there is a possibility of efficiency in the component development based pattern.

• Proceedings of the Korean Institute of Navigation and Port Research Conference
• /
• v.1
• /
• pp.221-226
• /
• 2006

Around 2002, the United States Coast Guard (USCG) identified a need to re-capitalize their Reference Station (RS) and Integrity Monitor (IM) equipment used in the Nationwide Differential Global Position System (NDGPS). Commercially available off-the-shelf differential RS and IM equipment lacked the open architecture required to support long-term goals that include future system improvements such as use of new civil frequencies on L2 and L5 and realization of a higher rate NDGPS beacon data channel intended to support RTK. The first step in preparing for this future NDGPS was to port current RTCM SC-104 compatible RS and IM functionality onto an open architecture PC-based platform. Trimble's product Charisma is a PC-based RS and IM software designed to meet these USCG goals. In fact USCG engineers provided key designs and design insights throughout the development. We cannot overstate the contribution of the USCG engineers. Fundamental requirements for this effort were that it be sufficiently flexible in hardware and software design to support fluid growth and exploitation of new signals and technologies as they become available, yet remain backward compatible with legacy user receivers and existing site hardware and system architecture. These fundamental goals placed an implicit adaptability requirement on the design of the replacement RS and IM. Additionally, project engineers were to remain focused on sustaining the high level of differential GPS service that 1.5 million legacy users have come to depend on. This paper will present new hardware and software (i.e., Trimble's Charisma software) architecture for the next generation NDGPS RS and IM. This innovative approach to engineering on an open architecture PC-based platform allows the system to continue to fulfill legacy NDGPS system requirements and allows the USCG and others to pursue a scalable hardware re-capitalization strategy. We will use the USCG's recapitalization project to explain the essential role of the Charisma software.

• The Transactions of the Korea Information Processing Society
• /
• v.4 no.11
• /
• pp.2874-2890
• /
• 1997

This paper describes a methodology for translation of concurrent software expressed in operating system (OS) calls to Ada. Concurrency is expressed in some legacy software by OS calls that perform concurrent process/task control. Examples considered in this paper are calls in programs in C to Unix and calls in programs in CMS-2 to the Executive Service Routines of ATES or SDEX-20 other software re/reverse engineering research has focused on translating the OS calls in a legacy software to calls to another OS. In this approach, the understanding of software has required knowledge of the underlying OS, which is usually very complicated and informally documented. The research in this paper has focused on translating the OS calls in a legacy software into the equivalent protocols using the Ada facilities. In translation to Ada, these calls are represented by Ada equivalent code that follow the scheme of a message-based kernel oriented architecture. To facilitate translation, it utilizes templates placed in library for data structures, tasks, procedures, and messages. This methodology is a new approach to modeling OS in Ada in software re/reverse engineering. There is no need of knowledge of the underlying OS for software understanding in this approach, since the dependency on the OS in the legacy software is removed. It is portable and interoperable on Ada run-time environments. This approach can handle the OS calls in different legacy software systems.

• Journal of KIISE:Computing Practices and Letters
• /
• v.6 no.5
• /
• pp.528-535
• /
• 2000

This paper aims at providing guidelines enabling productive software construction by offering reusable modules which is used not only for effective maintenance for each step, but also for a re-engineering process after analyzing developed source code. There are four processing steps. The first is to analyze source code. The second is module slicing and clustering using McCabe and BP/Win Tools, The third is to transform the outputs extracted from the business model to reusable modules. The final step is to design repository and to construct a system. In this paper, we applied the fourth step to our case study, which was specified from the first step to the fourth. The specified fourth step contains various things for constructing repository. And the fourth step reanalyzes informal and unstructured information by using reverse engineering tools, in order to provide effective guidelines for productive software maintenance and re-engineering.

• Journal of KIISE:Computer Systems and Theory
• /
• v.30 no.5_6
• /
• pp.299-306
• /
• 2003

This paper formulates a problem of embedded real-time system re-engineering, and presents its solution approach. Embedded system re-engineering is defined as a development task of meeting performance requirements newly imposed on a system after its hardware and software have been fully implemented. The performance requirements nay include a real-time throughput and an input-to-output latency. The proposed solution approach is based on a bottleneck analysis and nonlinear optimization. The inputs to the approach include a system design specified with a process network and a set of task graphs, task allocation and scheduling, and a new real-time throughput requirement specified as a system's period constraint. The solution approach works in two steps. In the first step, it determines bottleneck precesses in the process network via estimation of process latencies. In the second step, it derives a system of constraints with performance scaling factors of processing elements being variables. It then solves the constraints for the performance staling factors with an objective of minimizing the total hardware cost of the resultant system. These scaling factors suggest the minimal cost hardware upgrade to meet the new performance requirement. Since this approach does not modify carefully designed software structures, it helps reduce the re-engineering cycle.

• KIPS Transactions on Software and Data Engineering
• /
• v.4 no.1
• /
• pp.31-36
• /
• 2015

There are many uncertainty items when we're working on a software. Especially, if we don't have experience in similar field, ambiguity items have a strong influence on the system entirely. Management of ambiguity items such like uncertainty things is important the factor for reliability of software. Therefore, this research is processing the evaluation criteria for remove of uncertainty items by identify of ambiguity items. Also, this research provides criteria of uncertainty identify and processing of uncertainty items, quantitative evaluation criteria to the remove of ambiguity on software development.

• Proceedings of the IEEK Conference
• /
• 2002.07b
• /
• pp.936-939
• /
• 2002

FPCA is the necessary device to design of hardware at present, it is researched on many ways of applying to design caused by expansion of capacity in recent years. One of these applying ways is SoC (System on a Chip) that is proposed for realizing the basic function of a system. For realizing SoC efficiently, IP (Intellectual property) is very important and developed for re-use of hardware. A MPU for built-in exists as an IP. But almost of MPUs at present as an IPs are lengthy and large-scale for using embedded-application. Furthermore, the function of executing specific treatment critically is required to embedded MPU. We propose a flexible and small scale MPU and its design method.

• The Journal of Asian Finance, Economics and Business
• /
• v.9 no.5
• /
• pp.239-250
• /
• 2022

A business's Enterprise Resource Planning (ERP) solution is software that fully integrates the services that businesses require, continuously updates business processes and department operations in real-time, and so aids in the successful management of enterprise resources. Previously, ERP solutions were often deployed for large enterprises, but along with the strong digital transformation process, many small and medium enterprises have been deploying Cloud ERP (CERP) solutions. The objective of the study is to measure the factors affecting the successful implementation of CERP solutions at small and medium enterprises and the impact of successful implementation of CERP solutions on business process re-engineering and enterprise performance. Using a quantitative method based on data collected from 230 small and medium enterprises in Vietnam that have been implementing CERP solutions, the results show that there are 5 factors affecting, which are Organizational ERP Strategic, Top management Commitment, Data Security, Training in ERP Projects, Organizational Culture. Research results also show that Successful implementation of CERP has a direct impact on business process re-engineering and business performance. Based on the results, the study has made a number of policy implications in the successful implementation of CERP towards re-engineering business processes to improve the performance of small and medium enterprises.

• Journal of the Korean Society of Systems Engineering
• /
• v.14 no.2
• /
• pp.73-82
• /
• 2018

In this work, a hardware based cryptographic module for the cyber security of nuclear power plant is developed using a system engineering approach. Nuclear power plants are isolated from the Internet, but as shown in the case of Iran, Man-in-the-middle attacks (MITM) could be a threat to the safety of the nuclear facilities. This FPGA-based module does not have an operating system and it provides protection as a firewall and mitigates the cyber threats. The encryption equipment consists of an encryption module, a decryption module, and interfaces for communication between modules and systems. The Advanced Encryption Standard (AES)-128, which is formally approved as top level by U.S. National Security Agency for cryptographic algorithms, is adopted. The development of the cyber security module is implemented in two main phases: reverse engineering and re-engineering. In the reverse engineering phase, the cyber security plan and system requirements are analyzed, and the AES algorithm is decomposed into functional units. In the re-engineering phase, we model the logical architecture using Vitech CORE9 software and simulate it with the Enhanced Functional Flow Block Diagram (EFFBD), which confirms the performance improvements of the hardware-based cryptographic module as compared to software based cryptography. Following this, the Hardware description language (HDL) code is developed and tested to verify the integrity of the code. Then, the developed code is implemented on the FPGA and connected to the personal computer through Recommended Standard (RS)-232 communication to perform validation of the developed component. For the future work, the developed FPGA based encryption equipment will be verified and validated in its expected operating environment by connecting it to the Advanced power reactor (APR)-1400 simulator.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.12 no.9
• /
• pp.4271-4294
• /
• 2018

Communication cost is the most important factor in Wireless Sensor Networks (WSNs), as exchanging control keying messages consumes a large amount of energy from the constituent sensor nodes. Time-based Dynamic Keying and En-Route Filtering (TICK) can reduce the communication costs by utilizing local time values of the en-route nodes to generate one-time dynamic keys that are used to encrypt reports in a manner that further avoids the regular keying or re-keying of messages. Although TICK is more energy efficient, it employs no re-encryption operation strategy that cannot determine whether a healthy report might be considered as malicious if the clock drift between the source node and the forwarding node is too large. Secure SOurce-BAsed Loose Synchronization (SOBAS) employs a selective encryption en-route in which fixed nodes are selected to re-encrypt the data. Therefore, the selection of encryption nodes is non-adaptive, and the dynamic network conditions (i.e., The residual energy of en-route nodes, hop count, and false positive rate) are also not focused in SOBAS. We propose an energy efficient selection of re-encryption nodes based on fuzzy logic. Simulation results indicate that the proposed method achieves better energy conservation at the en-route nodes along the path when compared to TICK and SOBAS.