Browse > Article

Performance Reengineering of Embedded Real-Time Systems  

홍성수 (서울대학교 전기컴퓨터공학부)
Publication Information
Journal of KIISE:Computer Systems and Theory / v.30, no.5_6, 2003 , pp. 299-306 More about this Journal
Abstract
This paper formulates a problem of embedded real-time system re-engineering, and presents its solution approach. Embedded system re-engineering is defined as a development task of meeting performance requirements newly imposed on a system after its hardware and software have been fully implemented. The performance requirements nay include a real-time throughput and an input-to-output latency. The proposed solution approach is based on a bottleneck analysis and nonlinear optimization. The inputs to the approach include a system design specified with a process network and a set of task graphs, task allocation and scheduling, and a new real-time throughput requirement specified as a system's period constraint. The solution approach works in two steps. In the first step, it determines bottleneck precesses in the process network via estimation of process latencies. In the second step, it derives a system of constraints with performance scaling factors of processing elements being variables. It then solves the constraints for the performance staling factors with an objective of minimizing the total hardware cost of the resultant system. These scaling factors suggest the minimal cost hardware upgrade to meet the new performance requirement. Since this approach does not modify carefully designed software structures, it helps reduce the re-engineering cycle.
Keywords
real-time system; system re-engineering; real-time performance; bottleneck process analysis; nonlinear optimization;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. Nadjm-Tehrani and J.-E. Stromberg. 'Proving dynamic properties in an aerospace applications,' In Proceedings of IEEE Real-Time Systems Symposium, pages 2-10, December 1995   DOI
2 Wind River Systems. 'The next generation of embedded development tools,' A Wind River Systems White Paper, 1998
3 M. Ryu, S. Hong, and M. Saksena. 'Streamlining real-time controller design: From performance specifications to end-to-end timing constraints,' In Proceedings of Real-Time Applications and Technology Symposium, pages 91-99, June 1997   DOI
4 T.-Y. Yen and W. Wolf. 'Performance estimation for real-time distributed embedded systems,' IEEE Transactions on Parallel and Distributed Systems, 9(11):1125-1136, November 1998   DOI   ScienceOn
5 G.Arona and D. Stewart. 'A tool to assist in fine-tuning and debugging embedded real-time systems,' In ACM Workshop on Languages, Compilers and Tools for Embedded Systems, pages 73-92, June 1998
6 N. Kim, M. Ryu, S. Hong, and H. Shin. 'Experimental assessment of the period calibration method: A case study,' The Journal of Real-Time Systems, Vol. 17, No. 1, pp. 41-64, July, 1999   DOI
7 Microtec Research Inc. 'VRTX32/86 User's Guide,' Microtec Research Inc., May 1991
8 E. Lee and T. Parks. 'Dataflow process networks,' IEEE Proceedings. 83(5)773-801, May 1995   DOI   ScienceOn
9 G. Kahn. 'The semantics of simple language for parallel processing,' In the IFIP Congress 74, 1974
10 C. Locke. 'Software architectures for hard-realtime applications: cyclic executives vs. fixed priority executives,' The Journal of Real-Time Systems, 4(1)37-53, 1992   DOI
11 I. Ahmad and Y.-K. Kwok. 'On exploiting task duplication in parallel program scheduling,' IEEE Transactions on Parallel and Distributed Systems. 9(9):872-892, September 1998   DOI   ScienceOn